Hiring.Camp

Senior Design Verification Engineer

Marvell

·

Today

Location
IN - Bangalore, India
Workplace
Remote, Hybrid, Onsite
Type
Full-time
Department
Engineering
Seniority
Senior
Closing date
Today
Source
Workday

Description

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

As a hardware and silicon validation engineer at Marvell, you’ll be helping to deliver high bandwidth over long distances. This team performs analog validations on amplifiers that drive optical electronic devices and receivers. We also validate silicon photonics, do upper electronic measurements and support the coherent digital signal programming unit. This is a niche area at Marvell, working with cutting edge technologies used by many internal and external customers around the world.

What You Can Expect

In this hybrid/remote/on-site role in LOCATION, you’ll start each day by reviewing the data you pulled overnight and seeing how it measures up against your expectations. If everything looks good, you write a summary report before reviewing data with your manager and then setting up for different test benches to test different parameters. Setting up properly calibrated equipment can take two to three days, all for a measurement that takes 10 seconds. If testing goes as anticipated, you’ll start involving other functions and moving forward on the tape out process. If your overnight data did not perform as expected, you begin debugging on your own or get help from your mentor or someone on your team of about eight people. If that doesn’t work, you go back to the designer and iterate with them until a solution is devised. We use precision network analyzers, lightweight component analyzers, probe stations and microwave transistor amplifiers to perform our validations. We use both Windows and Unix systems, Cadence for design, Python, C, and PowerPoint for presentations. We meet as a team once a week and you’ll have to show your work to your colleagues. Sometimes you’ll present to other teams as well.

What We're Looking For

2026 Intern Conversion to FTE This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-SK1

Skills

Python

Similar Jobs

30

Senior Design Verification Engineer

Asteralabs·San Jose, California +1

Today

Senior Principal Engineer- Design Verification

Renesas Electronics·Bengaluru, KA

1d ago

Engineer / Senior Engineer Design Verification

Infineon·Ho Chi Minh City, VN

1d ago

SOC Design Verification Sr Staff Engineer

Qualcomm·Bengaluru, KA

1d ago

Senior Staff Design Verification Engineer

Global Foundries·IND - Karnataka - Bengaluru - Central, India +1

1d ago

Sr. Staff CAD- ASIC Design Verification Agentic Workflow

Marvell·US-CA - Santa Clara, US

1d ago

Senior Engineer - Design Verification

Sifive·Ahmedabad, India

1d ago

Senior Manager, Design Verification Engineering

Analogdevices·India, RMZ

1d ago

Infra Design Verification Sr Engineer

Qualcomm·Bengaluru, KA

1d ago

Senior Principal Design Verification Engineer

Renesas Electronics·Plano, TEXAS·Hybrid

1d ago

Sr. ASIC Design Verification Engineer, Amazon Leo

Amazon

4d ago

Design Verification - Senior Staff Engineer

Qualcomm·Hyderabad, TS

4d ago

SOC Design Verification Sr Engineer

Qualcomm·Bengaluru, KA

4d ago

[EMN] Senior IP Design Verification Engineer (5-10 YoE) (with Joining Bonus)

Robert Bosch·Ho Chi Minh City, Vietnam

5d ago

Senior FPGA Design and Verification Engineer

Asml·Wilton CT Offices, US

5d ago

Senior CPU Design Verification Engineer

Sifive·Hyderabad, India

5d ago

Senior Avionics FPGA Design & Verification Engineer - TeraWave

Blueorigin·WA - O'Neill Building, US +3

6d ago

Senior Avionics FPGA Design & Verification Engineer - TeraWave

Blueorigin·WA - O'Neill Building, US +3

6d ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Santa Clara, CA +5

1w ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Santa Clara, CA +5

1w ago

Senior Core Design Verification Engineer

Intel·MYS - Penang, Malaysia

1w ago

Senior Core Design Verification Engineer

Intel·MYS - Penang, Malaysia

1w ago

Senior Core Design Verification Engineer

Intel·MYS - Penang, Malaysia

1w ago

Senior Core Design Verification Engineer

Intel·MYS - Penang, Malaysia

1w ago

Sr. Design Verification Engineer, Power DVT Team

Amazon

1w ago

SOC Design Verification Sr Lead Engineer

Qualcomm·Bengaluru, KA

1w ago

Senior Design Automation Engineer — Reliability Verification (RV) Tools, Flows and Methodology

Altera·San Jose, California

1w ago

Sr. Manager, Design Verification

Analogdevices·India, Hyderabad

1w ago

Senior Design Verification Engineer

Analogdevices·India, Hyderabad

1w ago

Senior Design Verification Engineer

Analogdevices·India, Hyderabad

1w ago