Hiring.Camp

Principal Physical Design

Micron Technology

·

Today

Location
Boise, ID,US, US
Type
Full-time
Department
Design
Seniority
Lead
Experience
8+ years
Education
Master
Source
Eightfold

Description

Req ID:

JR107896 Principal Physical Design

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Job Summary

Micron is seeking a Principal Physical Design Engineer to provide technical leadership for advanced DRAM digital design implementation and signoff methodologies. This role will drive physical design execution from RTL through tapeout, with a strong focus on timing closure, power integrity, EMIR analysis, and design reliability. The engineer will collaborate across architecture, RTL, implementation, CAD, and technology teams to develop scalable physical design solutions that achieve power, performance, area (PPA), and reliability targets for next-generation memory products. Additionally, this individual will lead methodology innovation, mentor engineers, and influence the future roadmap for physical design and power integrity across the organization.

Responsibilities

  • Lead physical design implementation of complex DRAM digital designs, including floorplanning, place and route, clock tree synthesis, timing closure, and tapeout activities.
  • Drive power integrity strategies and signoff methodologies, including PDN planning, IR drop analysis, electromigration (EM) verification, and EMIR signoff.
  • Collaborate with multi-functional teams to resolve timing, congestion, power, signal integrity, and reliability challenges at both block and full-chip levels.
  • Develop and deploy methodology improvements, automation solutions, and guidelines to improve build quality, efficiency, and scalability.
  • Mentor engineers and provide technical leadership while influencing future memory products through innovation in physical design and signoff methodologies.

Minimum Qualifications

  • Master's degree in Electrical Engineering (or equivalent) with 8+ years of experience, or Bachelor's degree with 10+ years of experience in ASIC physical design.
  • Strong expertise in physical design implementation flows including floorplanning, place and route, clock tree synthesis, timing closure, and design signoff.
  • Hands-on experience with STA, signal integrity, power integrity, physical verification, and advanced process technologies.
  • Proficiency with industry-standard physical design and signoff tools such as Synopsys IC Compiler II (ICC2), Fusion Compiler, PrimeTime, PrimePower, and RedHawk (or equivalent).
  • Strong scripting and automation skills using Python, Tcl, or similar languages
  • Demonstrated ability to drive multi-functional technical initiatives and influence engineering organizations

Preferred Qualifications

  • Experience developing physical design, power delivery network (PDN), or EMIR methodologies for large-scale ASIC, SoC, or memory products.
  • Expertise in power integrity signoff, including static and dynamic IR drop analysis, electromigration verification, current profiling, and IDD modeling.
  • Experience driving methodology transformation, tool deployment, and engineering process improvements across organizations.
  • Demonstrated technical leadership, mentoring, and ownership of projects across multiple product generations.
  • Strong communication, problem-solving, and collaboration skills, with experience bringing to bear AI-assisted technologies and Generative AI tools to improve engineering efficiency and innovation.

Job Profile(s):

Semiconductor Design Engineer 5

Relocation Level: TBD

Before Getting Started

Please review Micron’s Internal Job Application Policy on your regional PeopleNow Career Opportunities page before searching and applying for jobs. Note in particular that:

  • Hiring managers may view your performance appraisals, original resume, transcripts or other performance-related documentation in your personal file. This information will be held in confidence.
  • If you are selected to interview for a position, you must notify your direct supervisor before participating in the interview process.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about your right to work click here.

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at [email protected] or 1-800-336-8918 (select option #3)

Skills

Python

Similar Jobs

30

Principal Physical Design Engineer

Asteralabs · San Jose, California, United States +1

1 week ago

Physical Design , Principal Engineer/Director, (Custom Silicon Group)

Qualcomm · Bengaluru, KA,IN, IN

1 week ago

Principal Physical Design/Implementation Engineer

Marvell · US-CA - Santa Clara, United States of America

2 weeks ago

Full-Chip Principal Physical Design Engineer

Marvell · IN - Bangalore, India +1

2 weeks ago

Full-Chip Senior Principal Physical Design Engineer

Marvell · IN - Bangalore, India +1

2 weeks ago

Principal Physical Design Engineer, Methodology

Astera Labs · San Jose, California, United States +1 · Onsite

3 weeks ago

Austin Hiring Event - Senior Principal Physical Design Engineer

Marvell · US-TX - Austin, United States of America

1 month ago

Sr. Principal Physical Design AE

Cadence Design · SAN JOSE 09, United States of America

1 month ago

Senior Principal Physical Design Engineer

intl Maxlinear · KA-Bangalore, IND

1 month ago

Senior Principal Physical Design Engineer

Job Listings · Leuven, Belgium

2 months ago

Principal Physical Design Engineer

Hewlett Packard Enterprise (HP) · Sunnyvale, California, United States of America · Onsite

2 months ago

Principal Physical Design Engineer

Hewlett Packard Enterprise (HP) · Sunnyvale, California, United States of America · Onsite

2 months ago

Principal Physical Design Engineer

Hewlett Packard Enterprise (HP) · Sunnyvale, California, United States of America · Onsite

2 months ago

Staff/ Principal Physical Design Engineer - SoC EMIR Expert

Asteralabs · Tel Aviv-Yafo, Tel Aviv District, Israel +1

2 months ago

Staff/ Principal Physical Design CAD Engineer

Asteralabs · Tel Aviv-Yafo, Tel Aviv District, Israel +1

2 months ago

Principal Physical Design Engineer

Job Listings · Bangalore, India

2 months ago

Principal Physical Design Engineer, STA

Asteralabs · San Jose, California, United States +1 · Onsite

2 months ago

Senior Principal Physical Design Engineer

Job Listings · Pune, India

3 months ago

Principal Physical Design Architect, HBM

Micron Technology · Richardson, TX,US, US

5 months ago

Principal Physical Design Architect, HBM

Micron · Richardson, TX, United States of America

5 months ago

PD - Principal, Physical Design

Eliyan · Bay Area · Onsite

6 months ago

Principal Engineer-Physical Design

Renesas Electronics · Bengaluru, KA, India

1 week ago

Principal Engineer, Physical Design

Marvell · TW - Hsinchu, Taiwan

1 month ago

Principal ASIC Physical Design Engineer

K2Spacecorporation · United States - Remote · Remote

1 month ago

Principal ASIC Physical Design Engineer

K2Spacecorporation · Seattle, WA +1

1 month ago

Principal Design Engineer - Physical Design

Cadence Design · SHANGHAI 07, China

1 month ago

Principal CPU Physical Design Engineer (San Diego, CA)

Qualcomm · San Diego, CA,US, US

2 months ago

Principal Engineer, Physical Design

Analogdevices · India, Bangalore, RMZ

2 months ago

Principal Engineer – Physical Design

Microchiphr · Malaysia - Penang (MCHP)

2 months ago

Principal Engineer – Physical Design

Microchiphr · Malaysia - Penang (MCHP)

2 months ago