Hiring.Camp

ASIC Verification Lead

Search & Apply

·
Location
Sunnyvale, California
Type
Full-time
Department
Engineering
Seniority
Lead
Education
PhD
Source
RecruiterFlow

Description

Job Responsibilities
• To help develop an ASIC for our automotive and Data Center artificial intelligence computing architecture
• Participating in Architecture definition and modeling, micro-architecture review.
• Developing the verification and emulation environment, chip and block level test plan, post-silicon bring-up scripts and plan.
• Collaborate with design, software and hardware teams to ensure a successful product delivery.
 
Required Skills
• MS with 10+ years or PhD with 8+ years, 5+ years in ASIC verification team lead and management.
• Experience in high-performance data center or similar ASIC verification
• Good knowledge on ASIC design and verification methodologies and flows
• Hand-on experience: System Verilog, C++, Perl/Python, UVM
• Experience with processor design, AI/Deep Learning, PCIe/DDR, FPGA emulation
• Proven track record as verification lead on several production tape-outs
• Excellent written and verbal interpersonal skills

Skills

PythonPerlDeep Learning

Similar Jobs

15

Lead ASIC Verification Engineer

Gdms·Boise, Idaho +4·Remote

1d ago

Lead ASIC Design Verification EngineerMinneapolis, MN

Chelseasearchgroup

ASIC Design Verification Lead

Eridu Ai·Saratoga, California

8mo ago

Lead Engineer - ASIC Verification

MosChip Technologies Limited·Bengaluru, Karnataka +1

9mo ago

ASIC Design Verification Technical Lead imec Germany

Imec·Heilbronn, Baden-Wurttemberg

ASIC (Application Specific Integrated Circuit) Verification Lead

Search & Apply·San Francisco, California·Remote

ASIC/FPGA Verification Engineer - (Associate, Experienced, or Lead) - SoCal

Boeing·New York City, New York +1·Onsite

6mo ago

ASIC/FPGA Verification Engineer - (Associate, Experienced, or Lead) - SoCal

Boeing·New York City, New York +1·Onsite

6mo ago

ASIC Verification Technical Leader

Cisco·India·Onsite

2mo ago

Leader/Manager, ASIC Design Verification Engineering || Verilog, UVM, TestBench, Technical Leadership, Hardware Emulation, SOC || Exp - 15 + years

Cisco·India·Onsite

1mo ago

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)

Cisco·India·Onsite

5mo ago

ASIC Design Verification Technical Leader

Cisco·Allentown, Pennsylvania +1·Onsite

6mo ago

ASIC Design Verification Technical Leader

Cisco·ARM-YEREVAN, Armenia·Onsite

8mo ago

ASIC Design Verification Engineer, Technical Leader

Cisco·US·Onsite

4mo ago

Asic Design Verification Engineer Machine Learning

Google