Hiring.Camp

Memory Layout Design Engineer

Broadcom

·

Yesterday

Location
IND-Bangalore Electronic City - S1, India
Type
Full-time
Department
Engineering
Experience
3+ years
Education
Bachelor
Closing date
Today
Source
Workday

Description

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Requirements:
- Minimum 3 years of experience with strong layout knowledge
- Bachelor's degree required.
- Proficiency in using Cadence tools (virtuotso layout, layotu XL, Cadence schematic capture, and verification tools - CALIBRE & Hercules).
- Strong layout knowledge in submicron processes (e.g. 7nm, 5nm, 3nm, 2nm).
- Experience in digital layout (Standard cell, Memory, I/O); analog layout experience is a plus.
Job Description:
- Understand and apply layout guidelines, new process rules, and technical requirements for good quality layout.
- Manage scheduling, timelines, and layout floor-planning.
- Responsible for start to end deliverables with quality within the planned schedule.
- Adapt quickly to new methodologies, remain open to new ideas, and communicate effectively with the SOC/library team.
Skill Set (Memory):
- Strong experience in Memory layout design and physical verification (LVS, DRC, ERC, Antenna, ElectroMigration) in CMOS processes.
- Experience with Cadence Layout tools (VIRTUOSO XL, VXL, or EXL) and CALIBRE verification tools.
- Proficiency in floor-planning, hierarchy layout, and chip integration.
- Understanding of memory architecture, RC requirement, ability to plan signal and power, based on the layout guidelines
- Knowledge of AI, automation in layout, Script Programming and SKILL Programming is a plus.
- Ability to lead, train junior engineers, and manage projects effectively.
- Good knowledge of memory layout topology; experience with memory compilers is a plus.
- Ability to lead new technology reviews to document layout methodologies, flows, and guidelines.
- Self-reliant with the ability to work both independently and collaboratively.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Skills

SOC

Similar Jobs

7

Memory Layout Design Engineer

Broadcom · IND-Bangalore Electronic City - S1, India

Yesterday

Sr. Memory Layout Design Engineer

Broadcom · IND-Bangalore Electronic City - S1, India

5 days ago

Memory Layout Design Engineer

Cisco · ARM-YEREVAN, Armenia · Hybrid

6 days ago

Memory Layout Design Engineer (SRAM/ROM)

Global Foundries · IND - Karnataka - Bengaluru - North, India

5 months ago

Senior/Staff Layout Engineer, Memory Design

Qualcomm · Ho Chi Minh City, Ho Chi Minh City,VN, VN

3 weeks ago

Staff/Principal Layout Designer, AI-Optimized Memory

Micron · Richardson, TX, United States of America +1

1 month ago

Staff/Principal Layout Designer, AI-Optimized Memory

Micron Technology · Richardson, TX,US, US +1

1 month ago