Hiring.Camp

Design Verification Engineer, Senior Staff

Qualcomm

·

Yesterday

Location
Toronto, ON,CA, CA
Type
Full-time
Department
Engineering
Seniority
Senior
Education
PhD
Source
Eightfold

Description

##

Company:

Qualcomm Canada ULC

## Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path. Replacement Position

Minimum Qualifications:

  • Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.

OR

Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.

OR

PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.

About the Role

We are seeking a Senior Staff Design Verification Engineer to lead verification architecture and execution for DSP products, high-speed SerDes integration, full-chip SoC verification, and pre-silicon ATE functional test validation. This role will drive verification closure from test planning and UVM environment development through production-oriented ATE vector signoff and post-silicon bring-up support.

What You'll Do

  • Architect, develop, and maintain scalable SystemVerilog/UVM verification environments for DSP products, SerDes subsystems, SoC interconnects, and full-chip integration.
  • Lead verification of DSP functionality, datapaths, control logic, configuration, performance modes, error handling, and system-level integration.
  • Verify SerDes integration, including calibration flows, CDR/PLL control, equalization, lane configuration, deskew, loopback, and digital interface behavior.
  • Own SoC-level verification planning and closure for reset/boot flows, clocking, power states, interrupts, CDC/RDC, register access, and high-speed datapaths.
  • Lead ATE functional test development across DSP, SerDes, SoC, and related hardware subsystems, including simulation, debug, qualification, and production vector signoff.
  • Partner with Design, DFT, Firmware, Silicon Validation, Product Engineering, and ATE teams to transition test content from simulation to silicon and production environments.
  • Drive metric-based verification closure across functional coverage, code coverage, assertions, and regression results.
  • Debug complex multi-clock, multi-power-domain, RTL, testbench, firmware, and system integration issues.
  • Provide technical leadership, mentor engineers, and improve regression efficiency, automation, and debug methodologies.

What You'll Need:

  • 10+ years of ASIC/SoC design verification experience.
  • Strong hands-on expertise with SystemVerilog and UVM, including testbench architecture, sequences, agents, monitors, scoreboards, checkers, and coverage development.
  • Experience verifying DSP products, complex SoC subsystems, full-chip integration, and high-speed interfaces.
  • Strong understanding of SerDes digital integration, including PMA/PCS interfaces, calibration, training, equalization, clocking, resets, and lane management.
  • Experience developing or validating functional test content for ATE, production test, silicon bring-up, or post-silicon validation.
  • Proficiency with industry-standard simulation, debug, and coverage tools such as VCS/Verdi, Xcelium, or Questa.
  • Strong scripting and automation skills using Python, Perl, Bash, Make, or similar tools.
  • Proven ability to lead technical execution across cross-functional and geographically distributed teams.

Preferred Qualifications

  • Experience with DSP architectures, signal-processing datapaths, communications products, or high-throughput data processing blocks.
  • Knowledge of high-speed protocols such as PCIe, CXL, Ethernet, or custom multi-gigabit PHYs.
  • Experience correlating pre-silicon simulation results with post-silicon lab validation or ATE fallout.
  • Familiarity with UPF-based power-aware simulation and formal/property verification using SVA or JasperGold.
  • Experience improving regression infrastructure, failure triage, and automated debug workflows.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [email protected] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.

Skills

PythonPerl

Similar Jobs

30

Design Verification Engineer

Altera · Iași, Romania (Remote) · Remote

4 days ago

Design Verification Engineer

Intel · USA - CA - Santa Clara, United States of America

5 days ago

Design Verification Engineer

Intel · USA - CA - Santa Clara, United States of America

5 days ago

Design Verification Engineer

Micron Technology · Yokohama-shi, Kanagawa Prefecture,JP, JP

1 week ago

Design Verification Engineer

Micron · Hashimoto, Japan

1 week ago

Design Verification Engineer

Cisco · ARM-YEREVAN, Armenia · Hybrid

1 month ago

Design Verification Engineer

Broadcom · USA-CO Broomfield, United States of America +4

1 month ago

Design Verification Engineer

Altera · Regus, Madhapur, India

1 month ago

Design Verification Engineer

Matx · Mountain View, CA

2 months ago

Design Verification Engineer

Renesas Electronics · Morrisville, North Carolina, United States · Onsite

2 months ago

Engineer, Design Verification

Renesas Electronics · Bengaluru, KA, India · hybrid

2 months ago

Design Verification Engineer

Broadcom · USA-CA San Jose Innovation Drive, United States of America · onsite

2 months ago

Design Verification Engineer

Broadcom · USA-CA San Jose Innovation Drive, United States of America · onsite

2 months ago

Design Verification Engineer

Cerebrassystems · Bengaluru, Karnataka, India

3 months ago

Design Verification Engineer

Cerebrassystems · Sunnyvale, CA

3 months ago

Design Verification Engineer

Micron · Boise, ID - Main Site, United States of America

3 months ago

Design Verification Engineer

Micron Technology · Boise, ID,US, US

3 months ago

Design Verification Engineer

Altera · Penang 15, Penang, Malaysia

4 months ago

Design verification Engineer

Altera · Penang 15, Penang, Malaysia

4 months ago

Design Verification Engineer

Broadcom · USA-CA San Jose Innovation Drive, United States of America

4 months ago

Design Verification Engineer

Arrow · US-CA-San Jose, California, United States of America · Onsite

4 months ago

Design Verification Engineer

Broadcom · USA-CA San Jose Innovation Drive, United States of America

4 months ago

Design Verification Engineer

Altera · Regus, Madhapur, India +1

5 months ago

Design Verification Engineer

Micron · Hyderabad - Phoenix Aquila, India

5 months ago

Design Verification Engineer

Job Listings · Pune, India

7 months ago

Design Verification Engineer

Current Openings - Correct Designs · Remote

7 months ago

Design Verification Engineer

Current Openings - Correct Designs · Remote

7 months ago

Design Verification Engineer

Altera · Bengaluru, Karnataka, India

7 months ago

Design Verification Engineer

Voltai · Palo Alto Office

10 months ago

Design Verification Engineer

Openai · San Francisco

10 months ago