Hiring.Camp

Design-For-Test (DFT) Engineer

Accenture

·

Yesterday

Location
Bengaluru, BDC6F, India
Type
Full-time
Department
Engineering
Experience
3+ years
Source
Workday

Description

Project Role : Design-For-Test (DFT) Engineer
Project Role Description : Enable effective post-manufacturing chip testing by integrating testability features during the design phase. Apply DFT methodologies such as scan chains, Built-In Self-Test (BIST), and boundary scan to detect defects and enhance test coverage. Ensure high-quality silicon by collaborating with design and verification teams to optimize for test efficiency and fault isolation.
Must have skills : Design for Testability (DFT)
Good to have skills : NA
Minimum 3 year(s) of experience is required
Educational Qualification : 15 years full time education

Summary:
As a Design-For-Test Engineer, your day involves ensuring that integrated circuits are designed with features that facilitate thorough and efficient testing after manufacturing. You will focus on embedding testability elements within the design to identify potential defects early. Collaboration with various teams is essential to optimize the design for fault detection and isolation, thereby contributing to the production of high-quality silicon. Your role is pivotal in bridging design and testing processes to improve overall product reliability and performance.

Roles & Responsibilities:
- Expected to perform independently and become an SME.
- Required active participation/contribution in team discussions.
- Contribute in providing solutions to work related problems.
- Collaborate closely with cross-functional teams to ensure seamless integration of testability features.
- Continuously analyze and improve test methodologies to enhance fault coverage and reduce test time.
- Document design-for-test strategies and results to support knowledge sharing and process improvements.

Professional & Technical Skills:
- Must To Have Skills: Proficiency in Design for Testability (DFT).
- Strong understanding of scan chain insertion and optimization techniques.
- Experience with Built-In Self-Test (BIST) implementation and boundary scan standards.
- Ability to work with design and verification teams to enhance test coverage and fault isolation.
- Familiarity with silicon debug and failure analysis processes.

Additional Information:
- The candidate should have minimum 3 years of experience in Design for Testability (DFT).
- This position is based at our BDC6F - SEZ office.
- A 15 years full time education is required.

15 years full time education

About Accenture

Accenture is a leading global professional services company that helps the world’s leading businesses, governments and other organizations build their digital core, optimize their operations, accelerate revenue growth and enhance citizen services—creating tangible value at speed and scale. We are a talent- and innovation-led company with approximately 791,000 people serving clients in more than 120 countries. Technology is at the core of change today, and we are one of the world’s leaders in helping drive that change, with strong ecosystem relationships. We combine our strength in technology and leadership in cloud, data and AI with unmatched industry experience, functional expertise and global delivery capability. Our broad range of services, solutions and assets across Strategy & Consulting, Technology, Operations, Industry X and Song, together with our culture of shared success and commitment to creating 360° value, enable us to help our clients reinvent and build trusted, lasting relationships. We measure our success by the 360° value we create for our clients, each other, our shareholders, partners and communities.

Visit us at www.accenture.com 

Equal Employment Opportunity Statement


We believe that no one should be discriminated against because of their differences. All employment decisions shall be made without regard to age, race, creed, color, religion, sex, national origin, ancestry, disability status, military veteran status, sexual orientation, gender identity or expression, genetic information, marital status, citizenship status or any other basis as protected by applicable law. Our rich diversity makes us more innovative, more competitive, and more creative, which helps us better serve our clients and our communities.

Similar Jobs

19

Design-For-Test (DFT) Engineer

Accenture · Bengaluru, BDC6F, India

Yesterday

Design for Test (DFT) Engineer

Selinc · Idaho - Boise, United States of America

1 month ago

DFT (Design For Test) Engineer

Etched · San Jose

6 months ago

New College Grad - Engineer - HBM Design for Test (DFT)

Micron Technology · Richardson, TX,US, US

1 week ago

New College Grad - Engineer - HBM Design for Test (DFT)

Micron · Richardson, TX, United States of America

1 week ago

Senior Engineer - HBM Design for Test (DFT)

Micron Technology · Richardson, TX,US, US

3 weeks ago

Senior Engineer - HBM Design for Test (DFT)

Micron · Richardson, TX, United States of America

3 weeks ago

Senior Design for Test (DFT) Engineer

Analogdevices · Ireland, Limerick

1 month ago

Sr. Design for Test (DFT) Engineer

Lightmatter · Mountain View, CA

1 month ago

Sr. Design for Test (DFT) Engineer

Lightmatter · Boston, MA

1 month ago

Sr. Design for Test (DFT) Engineer

Lightmatter · Toronto, Cananda

1 month ago

Design for Test (DFT) Engineer, Principal

Positron · Remote (United States) · Remote

1 month ago

Staff/Principal Engineer - HBM Design for Test (DFT)

Micron Technology · Richardson, TX,US, US

2 months ago

Staff/Principal Engineer - HBM Design for Test (DFT)

Micron · Richardson, TX, United States of America

2 months ago

Design For Test Engineer (DFT) - Cork, Ireland

Qualcomm · Cork, CO,IE, IE

2 months ago

Staff Design for Test (DFT) Engineer

Analogdevices · Ireland, Limerick

2 months ago

Principal Engineer – HBM Design for Test (DFT)

Micron · Richardson, TX, United States of America

2 months ago

Principal Engineer – HBM Design for Test (DFT)

Micron Technology · Richardson, TX,US, US

3 months ago

Silicon Design-for-Test (DFT) Engineer

Matx · Mountain View, CA

1+ year ago
Design-For-Test (DFT) Engineer at Accenture | Hiring.Camp