Hiring.Camp

Design Verification Lead – Peripheral IP Group (UVM) - Haifa, Israel

Qualcomm

·

Jun 30, 2026

Location
Haifa, Haifa District,IL, IL
Type
Full-time
Department
Design
Seniority
Lead
Experience
7+ years
Education
PhD
Source
Eightfold

Description

##

Company:

Qualcomm Israel Ltd.

## Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

Qualcomm’s Peripheral IP organization is looking for a hands‑on Design Verification Lead to drive verification of next‑generation wired/wireless peripheral subsystems that power Snapdragon platforms.

As a DV Lead in the Peripheral group, you will own verification of complex IPs and subsystems, define and execute UVM‑based verification strategy, and lead a small team of talented engineers to first‑time‑right silicon.

# This is a 5 days on site position in Haifa

What you’ll do

  • Define verification strategy, test plan, and coverage goals for complex peripheral IP and subsystem blocks
  • Architect, develop, and maintain UVM‑based constrained‑random verification environments
  • Lead day‑to‑day activities of a small DV team: task planning, code and testplan reviews, mentoring, and technical guidance
  • Drive debug of complex issues across RTL, testbench, and system level, working closely with design, emulation and validation teams
  • Analyze and close functional and code coverage, drive quality metrics to tape‑out criteria
  • Contribute to methodology and flow improvements across the Peripheral DV team

Minimum qualifications

  • BSc/MSc in Electrical/Computer Engineering or related field
  • At least 7 years of hands‑on verification experience using UVM and SystemVerilog
  • Strong background in digital design and SoC/IP architecture
  • Proven technical leadership:
  • Prior experience leading or mentoring engineers or
  • Demonstrated ability and motivation to lead a small DV team (e.g., ownership of major IP, driving cross‑functional efforts)
  • High technical proficiency in:
  • UVM testbench architecture (agents, sequences, scoreboards, coverage)
  • Constrained‑random, coverage‑driven verification
  • Debugging complex failures in large‑scale regressions
  • Scripting (Python/Perl/Tcl/shell) in a UNIX/Linux environment

Preferred qualifications

  • Experience with high‑speed peripherals (e.g., USB, PCIe, Display, SerDes, or similar I/O IP)
  • Knowledge of low‑power, reset, and clock‑domain interactions at IP/SoC level
  • Familiarity with regression management, metrics, and sign‑off criteria
  • Experience working with global, cross‑site teams

What we offer

Opportunity to own verification of cutting‑edge peripheral IP used in high‑volume products

A strong technical environment with the ability to lead, influence, and mentor

Collaboration with world‑class design, architecture, CAD and validation teams

Growth path toward broader technical or managerial leadership within Qualcomm

If you are a technically strong verification engineer with deep UVM experience and the drive to lead people and projects, we’d like to hear from you.

To apply: Please submit your CV through the Qualcomm careers portal and reference “DV Lead – Peripheral IP Group” in your application.

Minimum Qualifications:

  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.

OR

Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.

OR

PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

*References to a particular number of years experience are for indicative purposes only. Applications from candidates with equivalent experience will be considered, provided that the candidate can demonstrate an ability to fulfill the principal duties of the role and possesses the required competencies.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [email protected] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.

Skills

PythonPerlLinux

Similar Jobs

30

Design Verification Lead

Neurophos·Austin, Texas·Onsite

1w ago

Design Verification Lead, Nitro Team

Amazon·Remote

6d ago

PMTS, Design Verification Lead

Global Foundries·IND - Telangana - Hyderabad, India

1mo ago

SoC Design Verification Lead

Altera·Bengaluru, Karnataka +1

6mo ago

SMMU Senior Lead Design Verification Engineer

Qualcomm·Bengaluru, KA·Remote

7mo ago

ASIC Design Verification Lead

Eridu Ai·Saratoga, CA

7mo ago

Technical Lead- Design Verification

Arrow·Bangalore, India +5

8mo ago

Design Verification Lead, AI Hardware

Tenstorrent·Toronto, Ontario +1·Hybrid

1y+ ago

Digital Design Verification Lead

Nebula Microsystems·Richardson, Dallas

1y+ ago

Tech Lead Engineer, Design Verification

Asteralabs·San Jose, California +1

Today

Design Verification Tech Lead- SerDes/PHY IP

Asteralabs·San Jose, California +1

1w ago

SOC Design Verification Sr Lead Engineer

Qualcomm·Bengaluru, KA

1w ago

Principal Mixed Signal Design Verification, Team Lead

Allegromicro·Richardson, TX

2w ago

ASIC / FPGA Design Verification Engineer – (Lead or Senior)

Boeing·USA - El Segundo, CA +1

1mo ago

ASIC / FPGA Design Verification Engineer – (Lead or Senior)

Boeing·USA - El Segundo, CA +1

1mo ago

Turing-Design Verification Sr Lead Engineer

Qualcomm·Bengaluru, KA

2mo ago

Design Verification Engineering Lead - Silicon One

Cisco·USA-SAN JOSE, US·Onsite

3mo ago

CPU Core Design Verification Testbench Lead

Tenstorrent·Austin, Texas +1·Hybrid

4mo ago

Design Verification Technical Lead

Bitdeer Technologies Group·SG

6mo ago

Mixed-Signal Design & Verification Engineer Lead

Monolithicpower·Barcelona - Spain +4·Onsite

8mo ago

Lead Design Engineer - Verification

Cadence Design·SHANGHAI 07, China

9mo ago

Design Verification/Qualification Test Lead

RTX·US-AZ-TUCSON-848 ~ 1151 E Hermans Rd ~ BLDG 848, US·Onsite

1mo ago

Design Verification Engineer - technical lead, Annapurna Labs

Amazon

1mo ago

Senior Lead Engineer - SoC Design Verification

Job Listings·Pune, India

2mo ago

Lead Engineer - SoC Design Verification

Job Listings·Pune, India

2mo ago

Senior Lead Engineer - SoC Design Verification

Job Listings·Pune, India

2mo ago

Senior Lead Engineer - SoC Design Verification

Job Listings·Pune, India

2mo ago

Lead Digital design and verification for MixSignal IP/Subsystem

Job Listings·Noida, India +1

2mo ago

Lead Application Engineer - Design Verification

Cadence Design·YOKOHAMA 02, Japan

3mo ago

CPU Core Design Verification Test Generator Lead

Tenstorrent·Austin, Texas +1·Hybrid

4mo ago