Hiring.Camp

Principal Design Engineer

Cadence Design

·

Nov 6, 2024

Location
BRUSSELS 01, Belgium
Type
Full-time
Department
Engineering
Seniority
Lead
Experience
8+ years
Education
Bachelor
Source
Workday

Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Performance Modeling Engineer

Location – India (Pune)

Summary

We are looking for modeling engineers to help develop performance models, perform architectural tradeoff analysis, and enable data driven design decisions for our next generation DDR memory controller architectures that can meet today’s complex SoC and workload requirements. Hardware modelling experience (C++/SystemC/TLM/Python) and computer architecture foundation is desired.

Responsibilities

  • Develop cycle-level performance models in SystemC or C++
  • Correlate performance models to match RTL configurations and traffic conditions
  • Work with Memory Architects to understand feature requirements, architectural specifications and implement in the model
  • Analyze architectural trade-offs (throughput, hardware cost) across different scenarios and architectural choices
  • Develop synthetic memory traffic/traces that are representative of real-world applications (CPU, GPU, DSP, NoC, etc)
  • Develop scripts to automate generation of various performance metrics and statistics post RTL simulation that helps identify performance bottlenecks

Required Skills

  • BE/B.Tech ME/M.Tech in ECE, E&TC, CS or similar
  • 8+ years of experience in hardware modeling, functional or performance
  • Strong coding skills in C++, SystemC and Transaction Level Modeling (TLM)
  • Basic understanding of performance principles, Queuing Theory, throughput/latency tradeoffs

Additional Skills

  • Understand RTL-Verilog, SV, UVM and experience analyzing waveforms
  • Understand memory protocols and timing – DDR4, DDR5, LP4, LP5
  • Experience using performance simulators – Memory Controller, NoC, CPU models
  • Coding in Python and familiarity with packages like Pandas, Matplotlib
  • Experience working with performance benchmarks – SPEC, STREAM, etc
  • Concepts related to Quality of Service (QoS) and how memory controller can tradeoff performance and latencies

We’re doing work that matters. Help us solve what others can’t.

Skills

PythonPandas

Similar Jobs

30

Principal Design Engineer

Airbus·Wichita, KS +1

3d ago

Principal Design Engineer

Cadence Design·AUSTIN 03, US

4d ago

Principal Design Engineer

Cadence Design·AUSTIN 03, US

4d ago

Principal Design Engineer

Cadence Design·SAN JOSE 08, US +1

1w ago

Principal Engineer - Design

Microchip·India - Bangalore

1w ago

Principal Engineer - Design

Microchiphr·India - Bangalore

1w ago

Principal Design Engineer

Cadence Design·GALWAY 01, Ireland

1w ago

Principal Design Engineer

Leagueinc·Canada·Remote

2w ago

Principal Design Engineer

Medline Careers·CORP - Eagan, MN ADC·Hybrid

3w ago

Principal Design Engineer

Bakerhughes·US-TX-HOUSTON - 6760 Concord Park, US

3w ago

Principal Design Engineer

Cadence Design·AUSTIN 03, US

3w ago

Principal Design Engineer

Nexperia·Dallas, US

3w ago

Principal Design Engineer

Cadence Design·HYDERABAD 04, India

1mo ago

Principal Engineer- Design

onsemi·San Jose, CA

1mo ago

Principal Design Engineer

Cadence Design·CORK 01, Ireland +1

1mo ago

Principal Engineer Design

Infineon·Bengaluru, KA

1mo ago

Principal Engineer Design

Infineon·Bengaluru, KA +1

1mo ago

Principal Design Engineer

Cadence Design·CORK 01, Ireland

1mo ago

Principal Engineer - Design

Microchip·Canada - Burnaby

1mo ago

Principal Engineer -Design

Microchip·Canada - Saskatoon

1mo ago

Principal Engineer - Design

Microchiphr·Canada - Burnaby

1mo ago

Principal Engineer -Design

Microchiphr·Canada - Saskatoon

1mo ago

Principal Engineer Design

Infineon·Bengaluru, KA

2mo ago

Principal Engineer - Design

Microchip·CA - Roseville, US

2mo ago

Principal Engineer - Design

Microchiphr·CA - Roseville, US

2mo ago

Principal Design Engineer

Coherent·Fremont, CA·Onsite

2mo ago

Principal Design Engineer

Micron Technology·San Jose, CA

2mo ago

Principal Design Engineer

Micron·San Jose, CA

2mo ago

Principal Design Engineer

RTX·GB-WLV-WOLVERHAMPTON-001 ~ Wobaston Rd ~ HS MARSTON AERO, UK·Onsite

3mo ago

Principal Engineer Design

Infineon·Bengaluru, KA

3mo ago