Hiring.Camp

Senior ASIC Design Engineer, Memory Controller

Nvidia

·

Today

Location
US, CA, Santa Clara, United States of America
Workplace
Hybrid
Type
Full-time
Department
Engineering
Seniority
Senior
Education
PhD
Source
Workday

Description

NVIDIA is looking for a Senior ASIC Design Engineer for our Memory Controller team!


As a Senior ASIC Engineer, you'll join a group of hard-working engineers to craft and implement innovative Memory Controllers for our Tegra SoCs! At Nvidia, you'll make a real impact in a multifaceted, technology-focused company. Your work will affect product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We've crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the computing platforms of tomorrow.


What You'll Be Doing:

  • As a member of our Memory Subsystem Design team, you will collaborate with architects, software engineers, and circuit designers to and deliver an extraordinary solution. NVIDIA Memory controllers are among the industry's most sophisticated because of the many protocols that are supported and the stringent requirements of our high-end graphics controllers and SOCs.
  • In this position, you will have the opportunity to be responsible for micro-architecture and design including RTL design, synthesis, functional verification, and timing analysis using groundbreaking CAD tools and using the latest process technologies.

What We Need To See:

  • BS, MS, or PhD in Electrical Engineering, Computer Engineer, or related degree required (or equivalent experience)
  • 5+ years of relevant and proven ASIC design experience and a background in DRAM memory and/or processor design (Graphics, Microprocessors, Network Processors, or Mobile / Multimedia SOCs).
  • Extensive experience in micro-architecture and RTL development
  • Relevant experience with various stages in the ASIC design flow including functional and formal verification, emulation, synthesis & timing analysis, power estimation and ECO
  • Strong understanding with Verilog or System Verilog.
  • Exposure to Digital systems and VLSI design, Computer Architecture, Computer Arithmetic, CMOS transistors and circuits is required.
  • Programming skills in C and/or PERL/PYTHON.
  • Good communication skills and interpersonal skills

Way To Stand Out From The Crowd:

  • Background with DDR, LPDDR, GDDR, or HBM memories
  • Knowledge of working with Mixed signal circuit integration and verification
  • Experience with RISCV or ARM processor architecture
  • Silicon Bring up & lab debug experience

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant and talented people in the world working for us. Are you creative and autonomous? Do you love the challenge of crafting the most sophisticated chips in the world? If so, we want to hear from you.


#LI-Hybrid

Your base salary will be determined based on your location, experience, and other objective job-related factors. The expected base salary ranges for this position are:
136,000 USD – 218,500 USD for Level 3; and 168,000 USD – 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until November 17, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Skills

PythonPerl

Similar Jobs

30

Senior ASIC Package Design Engineer

K2Spacecorporation·New York City, New York·Remote

1d ago

Senior ASIC Physical Design Engineer

K2Spacecorporation·New York City, New York·Remote

1d ago

Senior ASIC Design Verification Engineer

K2Spacecorporation·New York City, New York·Remote

1d ago

Senior Asic Design Verification Engineer Machine Learning

Google·Remote

Senior ASIC Board Design- Cisco Silicon One

Cisco·Israel·Onsite

1w ago

Sr ASIC Design Engineer - TeraWave

Blueorigin·Cupertino, California +1·Remote, Onsite

1w ago

Senior ASIC/FPGA Design Engineer

RTX·McKinney, Texas·Onsite

1w ago

Senior ASIC Design Engineer

"Cornelis Networks, Inc."·Remote

1w ago

Sr ASIC Design Engineer

Blueorigin·Pol, Galicia

1w ago

Senior ASIC Design Engineer

Astera Labs·Israel +1

1w ago

ASIC Design Verification Engineer, Senior

Positron·Hybrid·Hybrid

1w ago

ASIC Design Senior Staff Engineer

Qualcomm·Shanghai, China

2w ago

ASIC Physical Design Engineer - DFT, Senior

Positron·Austin, Texas·Remote

2w ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Hybrid

2w ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Hybrid

2w ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Hybrid

2w ago

ASIC RTL Design Engineer (Sr. Engr / Sr. Lead Engr)

Qualcomm·Bengaluru, Karnataka

2w ago

Senior VLSI ASIC Logic Design Engineer

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +3·Hybrid

2w ago

Senior VLSI ASIC Logic Design Engineer

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +3·Hybrid

2w ago

Senior ASIC Physical Design Engineering Technical Lead

Cisco·Austin, Texas +1·Onsite

2w ago

Senior VLSI ASIC Logic Design Engineer

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +3·Hybrid

2w ago

Senior VLSI ASIC Logic Design Engineer

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +3·Hybrid

2w ago

Senior VLSI ASIC Logic Design Engineer

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +3·Hybrid

2w ago

Senior VLSI ASIC Logic Design Engineer

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +3·Hybrid

2w ago

HW SOC/ASIC Physical Design Engineer, Senior/Staff (US Citizenship Required)

Qualcomm·San Diego, California·Onsite

2w ago

Senior Analog ASIC Design Engineer  

Ranovus·Nürnberg, Bavaria

3w ago

Senior ASIC Design Verification Engineer

Cisco·US·Onsite

3w ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Remote, Hybrid

3w ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Remote, Hybrid

3w ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Remote, Hybrid

3w ago