Hiring.Camp

Design Verification Intern

Marvell

·

Yesterday

Apply
Location
IL - Petah Tikva, Israel
Workplace
Remote, Hybrid, Onsite
Type
Internship
Department
Design
Seniority
Internship
Education
PhD
Source
Workday

Description

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Infrastructure Processor Business Unit, a part of Networking and Processor Business Group, encompasses OCTEON and the award-winning OCTEON Fusion-M® product families. The SoC family of multi-core CPU processors and Radio Access SoCs offer best-in-class performance, low power, rich software ecosystem, virtualization features, and open source application support with highly optimized custom ARM CPU cores providing an excellent solution for a highly flexible end-to-end optimized 5G platform.

As part of the Infrastructure Processor unit at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers’ specifications whether they’re a major telecom organization or automotive company, etc.

What You Can Expect

In this (hybrid/remote/in-office) role in LOCATION, you’ll work day to day with an RTL engineer to verify their design. Their design is in Verilog; you’ll use System Verilog to debug. You’ll run simulations using Synopsys VCS or a similar program, and then debug as needed until the design meets required specifications. You’ll also work closely with DFT engineers who are working in parallel on your blocks. You’ll attend weekly staff meetings to go over what everyone is working on and update your progress or address any issues. As you take responsibility for larger blocks, you may have to present to a review committee and explain your test plan and test schedule for those larger blocks.

What We're Looking For

To be successful in this role you must:
- Have completed a Bachelor’s Degree in Electrical Engineering or Computer Engineering and have 2 to 3 years of related professional experience OR a Master’s Degree and/or PhD in those fields.
- Your coursework must have included some analog classes, Verilog or VHDL, basic circuits, and computer architecture. You should have a focus in VLSI or show projects in your courses that directly relate to chip design.
- You have used a tool like Synopsys, Cadence, or Mentor to run simulations and you can write and debug a testbench.
- Be comfortable working in a Linux environment and doing scripting with Python.
- Be extremely detail-oriented and ready to iterate a design over and over again until it is refined completely.
- Work and communicate well with your team, keeping them in the loop about your progress, issues you encounter, and any deviations from the planned schedule.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-SJ1

Skills

PythonLinux

Similar Jobs

30

Design Verification- Intern

Marvell·Israel

2w ago

Design Verification- Intern

Marvell·Israel

4w ago

Design Verification Engineer Intern (Summer 2027)

Global Foundries·US

1d ago

CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027)

Global Foundries·US

1d ago

CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027)

Global Foundries·US

1d ago

FPGA Design Verification Intern

Altera·Toronto, Ontario

2d ago

Design Verification Engineer Intern (Summer 2027)

Global Foundries·US

1w ago

FY27 Intern - Design Verification Engineering Internship - Canada (16 months)

Qualcomm·Toronto, Ontario

1w ago

Design and Verification Engineer Intern

Booz Allen Hamilton·Beavercreek, Ohio

2w ago

CPU IP Design & Verification Intern – RISC-V Processor Development (Summer 2027)

Global Foundries·US

2w ago

Design Verification Engineering Intern

Analogdevices·Newbury, England

2w ago

Design Verification Engineering Intern

Analogdevices·Edinburgh, Indiana

2w ago

AMS Design Verification Intern

Analogdevices·Milan, Lombardy

3w ago

Design Verification Graduate Intern 2027

Intel·Santa Clara, California +1·Onsite

3w ago

Design Verification Graduate Intern 2027

Intel·Santa Clara, California +1·Onsite

3w ago

Foundation IP Design Verification Intern (Summer 2027)

Global Foundries·US

3w ago

System Design and Tools Verification Intern (8040)

SubCom·Newington Shattuck Way - Newington, NH 03801

VLSI Design Verification Masters Level Intern

Hewlett Packard Enterprise (HP)·Denver, Colorado·Remote, Hybrid

4w ago

VLSI Design Verification Intern

Hewlett Packard Enterprise (HP)·Denver, Colorado·Remote, Hybrid

1mo ago

ASIC Verification/Design Engineering Intern

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

1mo ago

Internship: AI-Assisted Digital Design & Verification

Melexis·Paris, Île-de-France

Internship: AI Infrastructure Development for Automotive Sensor IC Design Verification

Melexis·Bevaix, Neuchâtel

PCIe Design Verification Intern - Summer 2027

Nvidia·Austin, Texas

1mo ago

PCIe Design Verification Intern - Spring 2027

Nvidia·Santa Clara, California

1mo ago

PCIe Design Verification Intern - Spring 2027

Nvidia·Santa Clara, California

1mo ago

PCIe Design Verification Intern - Summer 2027

Nvidia·Austin, Texas

1mo ago

ASIC Design and Verification Intern, SOC - 2027

Nvidia·Shanghai, China

2mo ago

Design Verification Intern, BS - Summer 2027

Marvell·Austin, Texas +4

2mo ago

Design Verification Intern, MS - Summer 2027

Marvell·Austin, Texas +4

2mo ago

Design Verification Intern, BS - Summer 2027

Marvell·Austin, Texas +4

2mo ago