Hiring.Camp

Senior STA Engineer

Analogdevices

·

Apr 21, 2026

Location
India, Bangalore, Nova
Type
Full-time
Department
Engineering
Seniority
Senior
Education
Master
Source
Workday

Description

About Analog Devices

Analog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $9 billion in FY24 and approximately 24,000 people globally, ADI ensures today's innovators stay Ahead of What's Possible™. Learn more at www.analog.com and on LinkedIn and Twitter (X).

          

Position             : Senior STA Engineer

Experience        : 6+ years

Hiring Manager: Jaikishan Gopal

Education          : Bachelor/Masters engineering degree in Computer Science/Electrical/Micro-Electronics

Location             : Bangalore, India

Job Grade          : P3

Rssponsibilities:

  • Lead and develop timing methodologies, establish SDC constraints, and automate processes for special timing checks, ensuring design convergence and managing ECOs effectively.
  • Proficiency in performing static timing analysis (sign-off) for multi-corner, multi-voltage processes to align with PPA targets, at both block level and chip level, reviewing the timing arcs for the .lib generation.
  • Be responsible for constraint development, validation at the block/subsystem/full chip level.
  • Collaborate closely with Business Units and EDA vendors to ensure quality enhancements and address flow concerns thus enabling cutting edge signoff methodology.
  • Implement power-saving strategies, such as power gating, multi-voltage domains, and clock gating, to meet low-power objectives while preserving performance standards.
  • Create and refine custom scripts using Python, Tcl or Perl to enhance workflow efficiency and streamline Signoff design operations.
  • Mentor and support junior design engineers, disseminating best practices and providing technical guidance to elevate team proficiency and performance.

Desired Skills:

  • Proven ability in timing analysis, convergence, timing ECOs, and .lib generation on advanced technologies.
  • Proficient in industry standard Static Timing Analysis tools using Cadence or Synopsys toolsets
  • Understanding the timing requirements across Digital and Analog interfaces is a plus
  • Excellent problem-solving, leadership, and communication skills and values team culture.
  • Capable of thriving in fast-paced environments and good at multi-tasking.

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export  licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls.  As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.

Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.

Job Req Type: Experienced

          

Required Travel: Yes, 10% of the time

          

Shift Type: 1st Shift/Days

Skills

PythonPerl

Similar Jobs

27

Senior STA Engineer

Intel · SRR4 - SRR4 - Sarjapur 4, India · Hybrid, Onsite

3 weeks ago

Senior STA Engineer

Intel · SRR4 - SRR4 - Sarjapur 4, India · Hybrid, Onsite

3 weeks ago

Senior STA engineer

Analogdevices · India, Bangalore, RMZ

1 month ago

Senior STA Engineer

Job Listings · Bangalore, India

7 months ago

Senior STA Engineer, Sub-chip

Nvidia · Israel, Yokneam +2

3 months ago

Senior STA Engineer, Sub-Chip

Nvidia · Yokne'am Illit, North District, IL +1

11 months ago

Senior Design Engineer - STA

Job Listings · Noida, India

1 month ago

Senior SoC STA Engineer

Innophaseiot · San Diego, California, United States

1 month ago

Senior/ Staff STA Engineer

Renesas Electronics · Bengaluru, KA, India

2 months ago

Senior Software Engineer (STA)

CyberArk Software · Petah Tikva, Central District, Israel · Hybrid

3 months ago

Senior STA Timing Engineer

Cisco · ARM-YEREVAN, Armenia · Onsite

3 months ago

Senior ASIC Digital Engineer (STA, Sign Off) with 5 to 7 years of experience

SanDisk · Bengaluru, KA, India

5 days ago

Senior Physical Design Engineer STA

Intel · SRR4 - SRR4 - Sarjapur 4, India

1 month ago

Static Timing Analysis (STA) Engineer – (Lead or Senior)

Boeing · USA - El Segundo, CA · Onsite

5 months ago

Senior STA CAD/Methodology Engineer

Cisco · ARM-YEREVAN, Armenia · Hybrid

8 months ago

Senior Engineer, ASIC Development Engineering (STA, Sign Off)

SanDisk · Bengaluru, KA, India

1 week ago

Senior/Staff Mid-End Engineer (STA/Synthesis)

Bitdeer Technologies Group · SG

3 weeks ago

Senior Static Timing Analysis (STA) Engineer

Job Listings · Tianjin (Teda), China

3 months ago

Senior/ Staff Physical Design STA Engineer

Asteralabs · Israel

4 months ago

Senior ASIC Synthesis and STA Engineer

Ciena · Canada- Ottawa- 383 Terry Fox- Bldg C

4 months ago

Senior ASIC Design and STA Engineer

Nvidia · Hybrid

5 months ago

Senior Principal SoC Physical Implementation/STA Engineer

Job Listings · Sophia-Antipolis (Valbonne), France +1

2 months ago

Senior Static Timing Analysis (STA) Methodology Engineer

ESPACE · Saratoga, CA · Onsite

2 months ago

Senior Staff Engineer, Static Timing Analysis (STA) Lead

Sifive · Bengaluru, India

3 months ago

Senior Staff Engineer, ASIC Design/Implementation - LEC/STA/Power Analysis

Marvell · US-CA - San Diego, United States of America · onsite

1 month ago

Senior Staff Engineer, ASIC Design/Implementation -- LEC/STA/Power Analysis

Marvell · US-CA - Irvine, United States of America

3 months ago

Senior Engineer, ASIC Development Engineering (PD, PV Signoff, STA Signoff Flows)

SanDisk · Hyderabad, TS, India

1 month ago