Hiring.Camp

ASIC Engineering Technical Leader

Cisco

·

Apr 24, 2026

Salary
$184k – $264k
Location
USA-SAN JOSE, United States of America
Workplace
Onsite
Type
Full-time
Department
Engineering
Seniority
Lead
Education
PhD
Closing date
May 22, 2026

Skills

PythonPerl

Similar Jobs

19

ASIC Engineering Technical Leader

Cisco · TWN-ZHUBEI, Taiwan +1 · Hybrid

Today

ASIC Engineering Technical Leader

Cisco · IND-BANGALORE, India · Hybrid

Yesterday

ASIC Engineering Technical Leader

Cisco · TWN-TAIPEI, Taiwan +1 · Hybrid

Yesterday

ASIC Engineering Technical Leader

Cisco · TWN-TAIPEI, Taiwan +1 · Hybrid

Yesterday

ASIC Engineering Technical Leader

Cisco · TWN-TAIPEI, Taiwan · Hybrid

2 days ago

ASIC Engineering Technical Leader

Cisco · CHE-THALWIL, Switzerland · Hybrid

1 week ago

ASIC Engineering Technical Leader - CDC

Cisco · USA-SAN JOSE, United States of America +2 · Hybrid

1 month ago

ASIC Engineering Technical Leader- STA

Cisco · USA-SAN JOSE, United States of America · Onsite

2 months ago

ASIC Engineering Technical Leader | Design Verification | Verilog, System Verilog, UVM, Testbench | Exp- 12+ Years

Cisco · IND-BANGALORE, India · Onsite

2 months ago

ASIC Engineering Technical Leader | RTL development (Verilog, SystemVerilog, VCS, Spyglass, CDC, Formal verification) | Exp - 12+ years

Cisco · IND-BANGALORE, India · Onsite

2 months ago

ASIC Engineering Technical Leader

Cisco · IND-BANGALORE, India +1 · Hybrid

3 months ago

ASIC Engineering Technical Leader- DFT

Cisco · USA-SAN JOSE, United States of America · Hybrid

4 months ago

ASIC Design Engineering Technical Leader

Cisco · ISR-CAESAREA, Israel · Hybrid

5 months ago

Senior ASIC Physical Design Engineering Technical Lead

Cisco · USA-SAN JOSE, United States of America +2 · Hybrid

1 month ago

ASIC Design Verification Engineering Technical Leader

Cisco · USA-SAN JOSE, United States of America · Onsite

2 months ago

ASIC Design Verification Engineering Technical Leader

Cisco · USA-SAN JOSE, United States of America · Onsite

4 months ago

Hardware Engineering Senior Technical Leader | SI/PI, ASIC, VNA, TDR, HFSS, ADS, Allegro, PAM4 SERDES | 12+ years, Bangalore

Cisco · IND-BANGALORE, India · Onsite

3 months ago

Technical Chief of Staff for ASIC Engineering

Asteralabs · San Jose, CA +1

8 months ago

ASIC Packaging Signal/Power Integrity Hardware Engineering Technical Lead (Remote)

Cisco · USA-SAN JOSE, United States of America +7 · Remote

1 month ago