Hiring.Camp

Functional Verification Engineer

Accenture

·

Yesterday

Location
Bengaluru, BDC6F, India
Type
Full-time
Department
Engineering
Experience
3+ years
Source
Workday

Description

Project Role : Functional Verification Engineer
Project Role Description : Develop and execute testbenches to verify the functional correctness of digital designs at the block and system level. Create constrained-random, directed, and coverage-driven tests using languages like SystemVerilog and UVM. Collaborate with design and architecture teams to identify corner cases and ensure complete functional coverage before tape-out.
Must have skills : SoC Verification
Good to have skills : NA
Minimum 3 year(s) of experience is required
Educational Qualification : 15 years full time education

Summary:
As a Functional Verification Engineer, a typical day involves designing and implementing comprehensive testbenches to validate the functional accuracy of digital designs at both block and system levels. The role requires creating various types of tests, including constrained-random, directed, and coverage-driven, to thoroughly assess the design's behavior. Collaboration with design and architecture teams is essential to uncover edge cases and guarantee exhaustive functional coverage prior to tape-out. This position demands a proactive approach to problem-solving and continuous communication within the team to ensure the highest quality of verification outcomes.

Roles & Responsibilities:
- Expected to perform independently and become an SME.
- Required active participation/contribution in team discussions.
- Contribute in providing solutions to work related problems.
- Develop and maintain verification environments to support design validation efforts.
- Analyze verification results and debug issues to improve test coverage and quality.
- Support junior team members by sharing knowledge and assisting in their development.

Professional & Technical Skills:
- Must To Have Skills: Proficiency in SoC Verification.
- Experience with verification methodologies and languages such as SystemVerilog and Universal Verification Methodology.
- Strong understanding of digital design principles and hardware description languages.
- Ability to develop constrained-random and directed test scenarios to achieve comprehensive coverage.
- Familiarity with coverage-driven verification techniques and tools.
- Skilled in debugging and analyzing simulation results to identify design issues.

Additional Information:
- The candidate should have minimum 3 years of experience in SoC Verification.
- This position is based at our BDC6F - SEZ office.
- A 15 years full time education is required.

15 years full time education

About Accenture

Accenture is a leading global professional services company that helps the world’s leading businesses, governments and other organizations build their digital core, optimize their operations, accelerate revenue growth and enhance citizen services—creating tangible value at speed and scale. We are a talent- and innovation-led company with approximately 791,000 people serving clients in more than 120 countries. Technology is at the core of change today, and we are one of the world’s leaders in helping drive that change, with strong ecosystem relationships. We combine our strength in technology and leadership in cloud, data and AI with unmatched industry experience, functional expertise and global delivery capability. Our broad range of services, solutions and assets across Strategy & Consulting, Technology, Operations, Industry X and Song, together with our culture of shared success and commitment to creating 360° value, enable us to help our clients reinvent and build trusted, lasting relationships. We measure our success by the 360° value we create for our clients, each other, our shareholders, partners and communities.

Visit us at www.accenture.com 

Equal Employment Opportunity Statement


We believe that no one should be discriminated against because of their differences. All employment decisions shall be made without regard to age, race, creed, color, religion, sex, national origin, ancestry, disability status, military veteran status, sexual orientation, gender identity or expression, genetic information, marital status, citizenship status or any other basis as protected by applicable law. Our rich diversity makes us more innovative, more competitive, and more creative, which helps us better serve our clients and our communities.

Similar Jobs

22

Functional Verification Engineer

Accenture · Bengaluru, BDC6F, India

Yesterday

Functional Verification Engineer

Accenture · Bengaluru, BDC6F, India

Yesterday

Functional Verification Engineer

Accenture · Bengaluru, BDC6F, India

Yesterday

Functional Verification Engineer

Accenture · Bengaluru, BDC6F, India

Yesterday

Functional Verification Engineer

Accenture · Bengaluru, BDC6F, India

Yesterday

Functional Verification Engineer

Qualcomm · Bengaluru, KA,IN, IN

3 weeks ago

Senior Staff Engineer Functional Verification

Infineon · Bucharest, Bucharest,RO, RO

4 weeks ago

Sr. Principal Functional Verification Engineer: Applied ML

Cadence Design · BELO HORIZONTE 02, Brazil

3 months ago

Senior Principal Functional Verification Engineer - Applied ML

Cadence Design · PETAH TIKVA 01, Israel

3 months ago

Functional Verification Engineer - Applied ML

Cadence Design · PETAH TIKVA 01, Israel

3 months ago

Applied ML – Functional Verification Engineer

Cadence Design · SAN JOSE 11, United States of America

4 months ago

Applied ML – Functional Verification Engineer

Cadence Design · SAN JOSE 11, United States of America

4 months ago

Principal Engineer Functional Verification (f/m/div)

Infineon

5 months ago

Principal Engineer Functional Verification (f/m/div)

Infineon

5 months ago

Staff Engineer Functional Verification & Methodology (f/m/div)

Infineon · Remote, Hybrid, Onsite

5 months ago

Senior Staff Engineer Functional Verification (f/m/div)

Infineon

6 months ago

Senior Engineer - Digital Functional Verification

Infineon · Hanoi, Ha Noi,VN, VN

2 weeks ago

CPU HVM Functional-Test Verification Engineer

Intel · MYS - Penang, Malaysia · hybrid

1 month ago

CPU HVM Functional-Test Verification Engineer

Intel · MYS - Penang, Malaysia

1 month ago

Lead Product Engineer - UCIe & Functional Verification

Cadence Design · NOIDA 05, India +2

1+ year ago

Principal Engineer Functional Digital Design Verification (f/m/div)

Infineon · Villach, Carinthia,AT, AT +1

2 weeks ago

Application Engineer Manager – Formal Verification and Functional Simulation

Cadence Design · BELO HORIZONTE 02, Brazil · Hybrid

3 months ago
Functional Verification Engineer at Accenture | Hiring.Camp