Hiring.Camp

ASIC Physical Design Engineer

Broadcom

·

Yesterday

Apply
Location
Singapore-Yishun
Type
Full-time
Department
Engineering
Experience
8+ years
Education
PhD
Closing date
Today
Source
Workday

Description

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Skills and Responsibilities:

  • Utilize commercial and in-house EDA tools (e.g. Synopsys, Cadence, Siemens) for the design and implementation of 100 ~ 400 million gate integrated circuits in 7nm/5nm/3nm/2nm process technologies.
  • Able to handle a full RTL to GDS or Gates to GDS flow, inclusive of all construction stages (e.g. RTL synthesis, placement, clock tree synthesis, detailed routing, physical verification, formal verification and timing analysis).
  • In-depth knowledge of GPU/CPU/DSP architecture/algorithm and related physical design implementation techniques is highly advantageous.
  • Proficiency in UNIX/Linux and scripting languages is advantageous.

Required Qualifications:

  • Degree, Masters or PhD in Electrical/Electronics/Computer engineering.
  • Minimum of 8 years or more experience in a relevant field.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Skills

Linux

Similar Jobs

30

ASIC Physical Design Engineer

Broadcom·Singapore-Yishun

1d ago

ASIC Physical Design Engineer - New College Graduate

Nvidia·Hsinchu, Taiwan

1d ago

ASIC Physical Design Engineer - New College Graduate

Nvidia·Hsinchu, Taiwan

1d ago

Senior ASIC Physical Design Engineering Technical Lead

Cisco·Austin, Texas +1·Onsite

1w ago

ASIC Physical Design Engineer

Cisco·US·Onsite

1w ago

HW SOC/ASIC Physical Design Engineer, Senior/Staff (US Citizenship Required)

Qualcomm·San Diego, California·Onsite

1w ago

ASIC Physical Design Engineer - New College Grad 2027

Nvidia·Shanghai, China

1w ago

ASIC Physical Design Engineer - New College Grad 2027

Nvidia·Shanghai, China

1w ago

Physical ASIC Design Implementation Engineer

Imec·Doha, Baladīyat ad Dawḩah

Senior ASIC Physical Design Engineer

Niobium

2w ago

Senior Asic Physical Design Engineer

Google

ASIC Physical Design Engineer

Cisco·ARM-YEREVAN, Armenia·Onsite

3w ago

Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin +1·Hybrid

3w ago

Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin +1·Hybrid

3w ago

Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin +1·Hybrid

3w ago

ASIC Physical Design Coop

Nokia·US·Hybrid

3w ago

ASIC Physical Design Engineer

Nvidia·Shanghai, China

4w ago

ASIC Physical Design Engineer

Nvidia·Shanghai, China

4w ago

ASIC Physical Design Engineer II (Full Time) - United States

Cisco·US·Hybrid

1mo ago

Principal Engineer, ASIC Physical Design

Micron Technology·Hyderabad, Telangana

1mo ago

Principal Engineer, ASIC Physical Design

Micron·Hyderabad, Telangana

1mo ago

Director, ASIC Physical Design

Nokia·US·Hybrid

1mo ago

ASIC Physical Design Engineer, Senior

Positron·Toronto, Ontario +1·Remote

1mo ago

ASIC Physical Design Intern - 2027

Nvidia·Shanghai, China

2mo ago

ASIC Physical Design Intern - 2027

Nvidia·Hsinchu, Taiwan

2mo ago

ASIC Physical Design Engineer (RDSS Intern)

Nvidia·Hsinchu, Taiwan

2mo ago

Physical ASIC Design Implementation Engineer

Imec·Naples, Campania

Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

Nvidia·Hillsboro, Oregon +1

2mo ago

Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

Nvidia·Hillsboro, Oregon +1

2mo ago

Senior ASIC Physical Design Engineer, Netlisting

Nvidia·Austin, Texas +1

3mo ago