Hiring.Camp

Senior Principal Engineer, Digital IC Design

Marvell

·

Apr 24, 2026

Location
US-CA - Santa Clara, United States of America
Department
Engineering
Seniority
Senior
Experience
10+ years
Source
Workday

Description

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Central Engineering AMS-IP team provides leading-edge SerDes PHY solutions and other Analog Mixed-Signal IPs to support all Marvell products.

What You Can Expect

ASIC design engineer responsible for the design, verification and evaluation of digital circuits in high-speed data communication ICs. The candidate will be involved in engineering implementation spec writing from system requirements, RTL design, verification, synthesis, static timing analysis.

The responsibilities include but not limited to.

  • Improve the design methodology and flow.
  • RTL designs for various type of SerDes IPs ranging from 10Gbps to 224Gbps data-rates for different applications.
  • Collaborate with Analog/DSP/DV/FW/AE teams to deliver the competitive SerDes IP solutions for all the Marvell product lines.
  • Provide the support to the product teams, for both pre and post silicon

What We're Looking For

MSEE with 10+ years of experience.
 

Good personal communication skills and team working spirit.

Hardworking and motivated to be part of a highly competent design team.

Must be proficient in the following skills:

  • Fundamental concepts in digital logic design
  • Understand ASIC verification flows and methodologies
  • Verilog and SystemVerilog/SystemC/Vera
  • Strong Perl and Tcl scripting
  • UNIX Shell scripting (Csh, Bash)

Highly desirable skills:

  • Formal verification
  • Low power design
  • MATLAB and C/C++ based system simulation and evaluation
  • DSP function hardware implementation knowledge

#LI-TD1

Expected Base Pay Range (USD)

182,360 - 273,200, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-VP1

Skills

MATLABPerl

Similar Jobs

30

Senior Principal Engineer

Trilon Group · Blacksburg, VA

1 week ago

Senior Principal Engineer

Slihrms · AtkinsRéalis - Corporate Office Bangalore, India +3 · Remote, Hybrid

1 week ago

Senior Principal Engineer

Alphasense · Remote - India +1 · Remote

1 week ago

Senior Principal Engineer

Alphasenseindia · Remote - India +1 · Remote

1 week ago

Senior Principal Engineer

Vishay · San Jose, CA, United States of America · Hybrid

2 weeks ago

Senior Principal Engineer

Gathr Outdoors · Haddam, CT

3 weeks ago

Senior/Principal Engineer

Slihrms · GB.Bristol.The Hub, United Kingdom +2

4 weeks ago

Senior Principal Engineer

Downer · Auckland, New Zealand, NZ

1 month ago

Senior Principal Engineer

Vantive · MNPL0V - VAN Plymouth, United States of America

1 month ago

Senior Principal Engineer

Vantive · SZRV - VAN Suzhou R&D Center, China

2 months ago

Senior/Principal Engineer

Boardwalk Pipelines · Houston, TX 77046, USA

2 months ago

Senior/Principal Engineer

Slihrms · GB.Stockton-on-Tees.Northshore 1, United Kingdom

4 months ago

Senior Principal Engineer

Slihrms · IN.Noida BPTP Capital City, India · Remote

10 months ago

Senior Principal Engineer

Arcesiumllc · Bengaluru; Gurugram; Hyderabad

1+ year ago

Senior Principal Engineer- SoC/Chip Lead

Renesas Electronics · San Jose, CA, United States · Hybrid

Today

Senior Principal Engineer- SoC/Chip Lead

Renesas Electronics · San Jose, CA, United States · Hybrid

Today

Senior Principal Engineer - Cross Product Team Lead

RTX · US-AL-HUNTSVILLE-401 ~ 401 Jan Davis Dr NW ~ JAN DAVIS 401, United States of America · Onsite

Yesterday

Senior Principal Engineer - Javelin Test Equipment IPTL

RTX · US-AZ-TUCSON-M09 ~ 3350 E Hemisphere Loop ~ BLDG M09, United States of America · Onsite

Yesterday

Senior Principal Engineer - AI Cyber Defense

Svb · IND - KA - Bangalore - Outer Ring Road, India · Hybrid

Yesterday

Senior Principal Engineer - AI Cyber Defense (Perimeter Security)

Svb · IND - KA - Bangalore - Outer Ring Road, India · Hybrid

Yesterday

Senior Principal Engineer - AI Cyber Defense

Svb · IND - KA - Bangalore - Outer Ring Road, India · Hybrid

Yesterday

Senior Principal Engineer - Data Engineering

Mmc · Pune - Panchshil, India +1 · Hybrid

Yesterday

Deputy Principal/Senior Engineer (Waste Collection Systems Branch)

Sggovterp · NEA-HQ-ENVIRONMENT BUILDING, Singapore

Yesterday

Forward Deployed AI Engineer (Senior/Principal Level)

Cloudera Careers · US-New York-New York, United States of America +2 · Remote

2 days ago

Principal BIT Systems Engineer / Senior Principal BIT Systems Engineer

Northrop Grumman · Rolling Meadows, IL,US, US

2 days ago

Principal BIT Systems Engineer / Senior Principal BIT Systems Engineer

Northrop Grumman · ILRM03, United States of America

2 days ago

Global Facilities Senior/Principal Engineer - Mechanical

Micron · Taoyuan - Fab 11, Taiwan +1

2 days ago

Principal Engineer - Senior Project Manager (ITIL)

Nagarro · New York City, NY, United States · Hybrid

2 days ago

Senior Principal Engineer – Applied ML/AI Algorithms R&D for Advanced Patient Monitoring

Bdx · USA CA - Irvine Laguna Canyon, United States of America · Onsite

3 days ago

Electrical Engineer (Senior - Principal) - System Performance Analysis (SPA)

Aep · AEP Headquarters, United States of America

3 days ago