Hiring.Camp

SI/PI for 3DIC Sr Principle Solutions Engineer

Cadence Design

•

Apr 18, 2026

No Seat Req United States, United States of America +4Full-timeEngineering$144k – $267k

Skills & Technologies

R

Ready to apply?

Opens Cadence Design's career page

Apply Now
Back to jobs

Similar Jobs

30

Junior Application Engineer (PCB Design and SI/PI Simulations)

Cadence Design
VELIZY 01 (PARIS), France

SI/PI Intern

Etched
San Jose

Senior Signal Integrity / Power Integrity (SI/PI) Engineer

Arista Networks
Santa Clara, CA, United States

Signal Integrity SI PI Engineer

Formfactor
Taiwan - Jhubei City

Signal Integrity SI PI Engineer

Formfactor
Taiwan - Jhubei City

Lead Product Validation Engineer - SI/PI

Cadence Design
SHANGHAI 07, China

Senior Signal Integrity / Power Integrity (SI/PI) Engineer

Arista Networks
Santa Clara, CA, United States

Advanced Packaging SI/PI Staff Engineer - Early Career

Marvell
US-AZ - Chandler, United States of America +1 more

Senior Signal Integrity / Power Integrity (SI/PI) Engineer

Arista Networks
Santa Clara, CA, United States

Advanced Packaging SI/PI Engineer

Etched
San Jose

SI/PI Engineer

Etched
San Jose, CA

Senior SI/PI Hardware Engineer, Technical Lead (DDR, PCIe) (Onsite)

Cisco
USA-SAN JOSE, United States of America

Signal and Power Integrity (SI/PI) Engineer

Advantech Careers
Taipei_Neihu, Taiwan

Lead Solutions Engineer: SI/PI/Thermal Analysis

Cadence Design
BELO HORIZONTE 02, Brazil

Principal Engineer, SI-PI

Cariadinc
Mountain View, CA +1 more

Hardware Engineering Senior Technical Leader | SI/PI, ASIC, VNA, TDR, HFSS, ADS, Allegro, PAM4 SERDES | 12+ years, Bangalore

Cisco
IND-BANGALORE, India

Signal Integrity / Power Integrity (SI/PI) Lead

Synnex
US – Oregon - Statewide, United States of America

Senior Optical Signal Integrity / Power Integrity (SI/PI) Engineer

Arista Networks
Santa Clara, CA, United States

Sr. Principal SI/PI Engineer

Cadence Design
SAN JOSE 08, United States of America

Senior Signal Integrity / Power Integrity (SI/PI) Engineer

Arista Networks
Santa Clara, CA, United States

Staff Signal Integrity & Power Integrity Engineer (SI/PI)

Cerebrassystems
Sunnyvale, CA

JNR250-SI/PI 資深工程師

WNC established in
Headquarters, Taiwan

Advanced Packaging SI/PI Senior Staff Engineer

Marvell
US-VT - Burlington, United States of America

Advanced Packaging SI/PI Senior Staff Engineer

Marvell
US-MA - Westborough, United States of America +1 more

Packaging Design and SI/PI Engineer

Lyte
Bucharest, Romania +2 more

Sr. SI/PI Engineer - Serdes, Satellites (Starlink)

SpaceX
Sunnyvale, CA +1 more

C1R130 SI/PI Talents

WNC established in
Headquarters, Taiwan

Principal SI/PI Design Engineer

Ciena
US-NJ-430 Mountain Avenue, United States of America

Advanced Packaging Engineer - SI/PI

Marvell
US-CA - Santa Clara, United States of America +2 more

Advanced Packaging Engineer - SI/PI

Marvell
CA-ON - Ottawa, Canada