Senior Engineer, NTI Yield Analysis

Req. ID:

JR113321 Senior Engineer, NTI Yield Analysis

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

We have an opening for Yield Analysis Engineer for NAND Technology Department in Singapore. We are looking for candidate that is passionate to innovate in data analytics, and curious to ask "what, how and why"? In this role you will be responsible for providing key feedback and direction on yield improvement activity for NAND memory technology! This role requires a high degree of collaboration across virtually all company functions, up to and including the Executive level.

As Yield Analysis Engineer , you will be responsible for developing innovative NAND product technologies, define, and execute various effective actions to enable solutions to improve yield, quality, reliability, and hit key milestones & achieve the required performance within committed timelines.

Your responsibilities will include, but are not limited to, the following:

• Discover yield issues in NAND development and identify unique metric or combination of metrics, such as wafer/dice/tile shading, ECATS or other custom metric for issues quantification
• Interact with process area, process integration, yield, failure analysis, product engineering, design, and layout teams to drive clear definition of yield, cell, CMOS, qual, and reliability issues and pareto and derive improvement actions needed across tech-nodes and designs
• Own and drive non-standard deep dive statistical analysis of inline, probe, cell, and other critical metrics to define issues/problems, enable early inline detection, and improve the product yield and quality. Quantify and track progress on the issue hit hate, line impact, gap to program goal. Quantify yield improvement/downside seen based on process/probe changes
• Initiate data mining and correlation study on new issue seen. Initiate PFA request to identify root cause of yield issue. Perform inline correlation study to establish inline prediction to yield issue. Make yield projections based on expected improvement/downside. Conduct yield trend analysis, identify root causes in process step, conversion, algorithm change, and design, for yield shift
• Continuously develop/re-define inline detection in collaboration with metrology and RDA team
• Identify and define gaps with current test and co-develop (with product, probe, param engineering) unique parametric/probe bins to detect new fail modes as well as validate new program release
• Collaborate with module owners to identify, quantify key module deficiencies/technology gaps, and drive cross-functional teams to address. Optimize existing layout, conceptualize, and develop innovative solutions to meet product requirements and manufacturability
• Develop and innovate techniques in extracting data from different databases through various query languages and automate through scripting to improve work efficiency
• Assist and support the transfer documentation of layout/architecture fundamentals of new technology from R&D to manufacturing fab.

• Integrates AI-assisted tools and insights into daily work to improve efficiency, quality, or effectiveness, exercising sound judgment and complying with organizational standards and legal requirements.
• Contributes to a culture of continuous improvement by identifying, testing, and sharing AI-enabled enhancements within one’s scope of work.

Requirement:

• A Bachelor Degree or Masters in Electrical and Electronics Engineering, Material Science
• 5 - 7 years of experience within FA, Yield analysis or Yield Enhancement
• Discover yield issues in NAND development and identify unique metric or combination of metrics, such as wafer/dice/tile shading, ECATS or other custom metric for issues quantification
• Deep understanding of probe failure mechanism, ability to do electrical bench data collection is desirable
• Fluency in Python, JavaScript, C or C++

Job Profile(s):

Semiconductor Process Engineer 3

Relocation level: (TBD)

Before Getting Started

Please review Micron’s Internal Job Application Policy on your regional PeopleNow Career Opportunities page before searching and applying for jobs. Note in particular that:

• Hiring managers may view your performance appraisals, original resume, transcripts or other performance-related documentation in your personal file. This information will be held in confidence.
• If you are selected to interview for a position, you must notify your direct supervisor before participating in the interview process.

​​​​

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.