Hiring.Camp

Logic Design / Design Verification Engineering Undergraduate Intern

Intel

·

Today

Location
IRL - Leixlip, Ireland
Type
Internship
Department
Engineering
Seniority
Internship
Source
Workday

Description

Job Details:

Job Description: 

The Role and Impact
As a Logic Design or Design Verification Engineer Undergraduate Intern, you will contribute to designing or verifying the functional logic of silicon designs to ensure they meet specifications and performance standards. In this role, you will support the development of internal logic design blocks, verification plans, test benches, and environments to achieve architectural coverage and uncover bugs. You will gain practical experience collaborating with architecture and design teams, applying technical skills, and exploring career opportunities in a dynamic and innovative environment.

Business Group
The Central Engineering Group (CEG) drives Intel's innovation by delivering scalable solutions across diverse technology domains. This group supports Intel's silicon development and engineering operations, ensuring functional accuracy, efficiency, and optimization in design processes. Joining this team offers access to cutting-edge methodologies and collaboration opportunities that contribute to Intel's leadership in the semiconductor industry.

Key Responsibilities

  • Assist in design and development of custom RTL Logic design blocks for IPU IPs.
  • Assist in the development and execution of verification plans to ensure design specifications are met.
  • Support the creation and modification of test benches and verification environments to achieve required coverage.
  • Apply simulation and emulation techniques to analyze power, performance, and functionality.
  • Collaborate with architecture and design teams to identify and debug issues, and contribute to root cause analysis.
  • Participate in corrective measures and solutions for design challenges to ensure functional correctness.
  • Gain hands-on experience with tools and methodologies central to verification processes.

Qualifications:

The candidate must be currently doing a Level 8 or Level 9 college course in Electronic Engineering, Computer Engineering, Computer Science or an equivalent course.

 

 You must also be available for six to eight months in 2027 with a preferred starting date between January and June.    

 

Required Competencies:

  • Strong analytical & problem-solving skills. 
  • Self-motivated with ability to work independently and manage stakeholders. 
  • Excellent written and verbal communication skills. 
  • Demonstrated team dynamics / ability to work as part of a high performing team. 
  • Ability to deal with ambiguity in defining activities and direction. 
  • Good planning & organization skills. 

Preferred Qualifications:

  • Practical experience or knowledge with hardware programming languages such as Verilog, System Verilog, VHDL. Scripting languages like Python.
  • Experience in usage of AI based LLMs for code generation, debug and test.
  • Passion for technology and innovation, with an interest in contributing to the semiconductor field.

Take the first step in your career journey by joining Intel's Central Engineering Group, where you will gain hands-on experience, expand your technical knowledge, and contribute to groundbreaking designs that shape the future of technology.

          

Job Type:

Student / Intern

Shift:

Shift 1 (Ireland)

Primary Location: 

Ireland, Leixlip

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

 

EU Salary

We offer a total compensation package that ranks among the best in the industry.

The minimum Annual Salary for this job which could be performed in Ireland is: 31 400,00 € The job posting reflects the minimum base compensation for this role. Our standard internship rates are aligned with the specific job role and degree level. As part of our total compensation approach, the final offer may also include additional pay components and benefits. Your recruiting team will provide the confirmed base salary along with any applicable total compensation elements upon employment offer delivery.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

Skills

Python

Similar Jobs

30

SOC logic design engineer

Intel·CHN - Beijing, China

Today

SOC logic design engineer

Intel·CHN - Beijing, China

Today

PE Logic Design

Rambus·Hillsboro, OR·Remote, Hybrid, Onsite

6d ago

Principal Logic Design Engineer

Asteralabs·Bengaluru, Karnataka +1

1w ago

GPU Logic Design Engineer

Intel·USA - CA - Santa Clara, US +1

2w ago

GPU Logic Design Engineer

Intel·USA - CA - Santa Clara, US +1

2w ago

IP Logic Design Engineer

Altera·Bengaluru, Karnataka

3w ago

Processor Core Logic Design/Architect

Cadence Design·AUSTIN 03, US

3w ago

Principal Logic Design Engineer - UALink IP/Subsystem

Astera Labs·Bengaluru, Karnataka +1

3w ago

Lead Logic Design - PCIE IP/Subsystem Engineer

Astera Labs·Bengaluru, Karnataka +1

3w ago

Senior CPU Logic Design Engineer

Intel·ISR - Haifa, Israel

3w ago

Senior CPU Logic Design Engineer

Intel·ISR - Haifa, Israel

3w ago

IP Logic Design Engineer

Solidigm·San Jose, CA·Hybrid

3w ago

Senior DFT Logic Design Engineer

Intel·USA - AZ - Chandler, US +2

4w ago

Senior DFT Logic Design Engineer

Intel·USA - AZ - Chandler, US +2

4w ago

Lead Logic Design for UALink IP/Subsystem Engineer

Asteralabs·Bengaluru, Karnataka +1

1mo ago

Logic Design Engineer

Paragon Energy Solutions·Fort Worth, TX

1mo ago

Director of 3D Stacked Logic Design

SK hynix America·San Jose, CA +1·Onsite

1mo ago

IP Logic Design Engineer

Solidigm·Rancho Cordova, CA·Hybrid

1mo ago

SoC Logic Design Engineer

Intel·IND - Bangalore, India

1mo ago

SoC Logic Design Engineer

Intel·IND - Bangalore, India

1mo ago

3D Stacked DRAM-on-Logic Design Engineer

SK hynix America·San Jose, CA +1·Onsite

2mo ago

AI/ML Logic Design Engineer-Senior

Qualcomm·Austin, TX

2mo ago

PE Logic Design

Rambus·Hillsboro, OR·Remote, Hybrid, Onsite

3mo ago

PE Logic Design

Rambus·Hillsboro, OR·Remote, Hybrid, Onsite

3mo ago

Principal Engineer, Mixed Signal Logic Design Engineer

Intel·USA - CA - Folsom, US +1

3mo ago

IP Logic Design Engineer

Intel·USA - CA - Folsom, US +1

3mo ago

Lead MTS Logic Design

Rambus·Aix-en-Provence, FR +3·Remote, Hybrid, Onsite

5mo ago

Mixed Signal Logic Design Engineer

Intel·MYS - Penang, Malaysia·Hybrid, Onsite

5mo ago

Lead Logic Design Engineer

Job Listings·Bangalore, India

5mo ago