Hiring.Camp

Senior ASIC Design Engineer - Memory Subsystem

Nvidia

·

Yesterday

Location
US, CA, Santa Clara, United States of America
Type
Full-time
Department
Engineering
Seniority
Senior
Experience
5+ years
Source
Workday

Description

Today, NVIDIA is tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, encouraging environment where everyone is inspired to do their best work. Come join the team and see how we can make a lasting impact on the world. 


NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!
 

What you'll be doing:

  • As a member of our Memory Subsystem Design team, you will collaborate with architects/design verification/formal verification/physical design team to deliver a world-class solution. NVIDIA SOC Interconnects, ordering controllers and memory accelerators are among the industry's most sophisticated because of the complex area, latency, power, bandwidth and quality-of-service requirements.
  • In this position, you will have the opportunity to be responsible for the micro-architecture and design including RTL design, synthesis and timing analysis using innovative CAD tools and using the latest process technologies.
     

What we need to see:

  • BS or MS in Electrical Engineering or Computer Engineer or related degree (or equivalent experience)
  • 5+ years of experience
  • Experience with high-speed coherent interconnects, protocol bridges, hardware-managed coherency and system level caches is a plus
  • Experience with multiple clock domains and asynchronous interfaces is a plus
  • Knowledge of industry specifications like CHI/CXL/PCI-E is a plus.
  • Strong proficiency of Verilog or VHDL.
  • Scripting language like PERL

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you! 

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until October 17, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Skills

PerlSOC

Similar Jobs

30

Senior ASIC Design Engineer - Memory Subsystem

Nvidia·Santa Clara, CA

1d ago

ASIC RTL Design Engineer (Sr. Engr / Sr. Lead Engr

Qualcomm·Bengaluru, KA

2d ago

Sr. ASIC Design Engineer (Silicon Engineering)

Spacex·Palo Alto, CA +3

4d ago

ASIC/FPGA Design Verification Engineer, Senior

Qualcomm·Ottawa, ON

5d ago

Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise (HP)·Ft. Collins, Colorado +1·Hybrid

6d ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

6d ago

Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise (HP)·Ft. Collins, Colorado +1·Hybrid

6d ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

6d ago

Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise (HP)·Ft. Collins, Colorado +1·Hybrid

6d ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

6d ago

Senior ASIC Design Engineer - XBAR IP

Nvidia·India, Bengaluru·Hybrid

1w ago

Senior ASIC Design Engineer - XBAR IP

Nvidia·Bengaluru, KA·Hybrid

1w ago

Sr. ASIC Design Engineer (Silicon Engineering)

Spacex·Austin, TX +3

1w ago

Sr. ASIC Design Engineer (Silicon Engineering)

Spacex·Redmond, WA +3

1w ago

Sr. ASIC Design Engineer (Silicon Engineering)

Spacex·Irvine, CA +3

1w ago

ASIC Design Engineers — Design-for-Test (DFT) & Physical Design (Synthesis and Timing) – (Experienced, Lead, or Senior)

Boeing·USA - Mountain View, CA·Onsite

2w ago

ASIC Design Engineers — Design-for-Test (DFT) & Physical Design (Synthesis and Timing) – (Experienced, Lead, or Senior)

Boeing·USA - Mountain View, CA·Onsite

2w ago

Sr ASIC Design Engineer - TeraWave

Blueorigin·CA - Remote, US +2·Remote, Onsite

2w ago

ASIC Design Engineer, Senior

Positron·Remote +1·Remote

2w ago

Sr. Staff CAD- ASIC Design Verification Agentic Workflow

Marvell·US-CA - Santa Clara, US

2w ago

Senior ASIC Design Engineer, GPU Core Pipeline IP

Nvidia·India, Bengaluru

2w ago

Senior ASIC Design Engineer, GPU Core Pipeline IP

Nvidia·Bengaluru, KA

2w ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Santa Clara, CA +5

3w ago

Senior ASIC Design Verification Engineer - LPU

Nvidia·Santa Clara, CA +5

3w ago

Senior ASIC Design Engineer

"Cornelis Networks, Inc."

3w ago

Senior ASIC Package Design Engineer

K2Spacecorporation·Seattle, WA +1

4w ago

Senior ASIC Package Design Engineer

K2Spacecorporation·United States - Remote·Remote

4w ago

Senior Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Onsite

1mo ago

Senior Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Onsite

1mo ago

Senior Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Onsite

1mo ago
Senior ASIC Design Engineer - Memory Subsystem at Nvidia | Hiring.Camp