Hiring.Camp

DDR Memory Interface System Validation Lead Engineer

Altera

•

May 16, 2026

San Jose, California, United States, United States of AmericaFull-timeEngineeringLead$149k – $215k

Skills & Technologies

Compliance

Ready to apply?

Opens Altera's career page

Apply Now
Back to jobs

Similar Jobs

5

Principal Engineer, Design Verification - DDR Memory Subsystems

Altera
San Jose, California, United States, United States of America

DDR Memory System Engineer - SW

Qualcomm
Hyderabad, TS,IN, IN

Senior Staff Design Verification Engineer – Memory Sub-System (DDR/LPDDR/HBM )

Marvell
US-CA - Santa Clara, United States of America

Senior Staff Design Verification Engineer – Memory Sub-System (DDR/LPDDR/HBM )

Marvell
US-CA - Santa Clara, United States of America

Senior Staff Design Verification Engineer – Memory Sub-System (LPDDR/DDR/HBM )

Marvell
US-CA - Santa Clara, United States of America