Hiring.Camp

Design Verification Intern

Intel

·

Today

Location
VNM - Ho Chi Minh City, Vietnam
Workplace
Onsite
Type
Internship
Department
Design
Seniority
Internship
Education
Bachelor
Source
Workday

Description

Job Details:

Job Description: 

A Design Verification (DV) Intern supports pre-silicon validation by developing testbenches, running simulations, and debugging digital ICs. They collaborate closely with RTL designers to ensure functional correctness and achieve verification closure, gaining hands-on exposure to industry-standard methodologies.


Key Responsibilities

  • Testbench Development: Assist in developing and enhancing constrained-random verification components (e.g., sequences, monitors, scoreboards) using SystemVerilog and UVM (Universal Verification Methodology).

  • Simulation & Debugging: Execute regression tests, analyze waveform viewers, check coverage metrics (code/functional), and debug RTL simulation failures.

  • Automation & Scripting: Write and maintain automation scripts using Python, Perl, or Tcl to improve the efficiency of the verification flow.

  • Documentation: Maintain clear documentation of test plans, coverage results, and bug reports.

Qualifications:

  • Third-year or Final-year student currently pursuing a Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science or a closely related field (Physics, Maths).

  • Be able to work onsite for 4 days per week.

  • Be able to commit to at least a 6-month internship program.

  • Strong verbal and written communication skills in English.

​​​Technical Skills: 

  • Strong foundational knowledge of digital logic design and Verilog/SystemVerilog.

  • Familiarity with Object-Oriented Programming (OOP) and languages like C/C++ or Python.

  • Basic understanding of UVM concepts, SVA (SystemVerilog Assertions), and IC design flows is highly preferred.

Soft Skills: Strong analytical and problem-solving skills, paired with a collaborative team spirit and a passion for continuous learning.

Benefit Package of Interns at Intel Vietnam

  • Attractive internship allowance

  • Training programs, opportunities to be involved in multinational projects.

  • Exciting extracurricular and sports programs for employees

  • Well-invested facilities, putting safety first.

  • Shuttle bus system at many places in Ho Chi Minh City, Binh Duong, Dong Nai.

  • High-quality cafeteria, lunch allowance.

  • Safe, stable and dynamic working environment.

          

Job Type:

Student / Intern

Shift:

Shift 1 (Vietnam)

Primary Location: 

Vietnam, Ho_Chi_Minh_City

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.

Privacy Statement:

Your privacy matters to Intel and we comply with applicable data protection laws. We collect and maintain personal information for recruitment related activities and your data will not be used for any other purpose. We retain personal information for the periods and purposes set forth in Intel Privacy Notice. Retention periods can vary significantly based on the type of information and how it is used. We do not share your personal information with third parties. 

In order for Intel to communicate with you on your application results, by submitting your information and proceeding with this application, you agree and consent that we can collect your personal information. You will have the ability to opt-out by informing vietnamjobs@intel.com  or at any time selecting unsubscribe found at the bottom of our future marketing communications. You have rights to correct, update, request access to or deletion of your personal information as described in Intel Privacy Notice.  In addition, if you wish to update or otherwise make changes to your resume, use Intel online application tool to resubmit a new resume.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Skills

PythonPerlCompliance

Similar Jobs

10

Intern - Design Verification Infrastructure Engineer - Platform

Sifive · Santa Clara, CA, United States of America +3

2 months ago

Digital Design Verification Intern

Marvell · AR - Cordoba, Argentina

2 months ago

Design Verification Intern -RISCV CPU

Tenstorrentuniversity · Austin, Texas, United States +1 · Onsite

1+ year ago

2026 Intern-Digital Design/Verification Engineer

Qualcomm

4 months ago

Design/DSP/Verification Intern - PhD Degree

Marvell · US-CA - Santa Clara, United States of America

5 months ago

Design/DSP/Verification Intern - PhD Degree

Marvell · US-CA - Santa Clara, United States of America

5 months ago

Design Verification Engineer, Intern

Tenstorrentuniversity · Boston, Massachusetts, United States · Onsite

10 months ago

Design Verification Software Intern

Tenstorrentuniversity · North America +2 · Onsite

1+ year ago

Design Verification Engineer - Internal IP

Etched · Austin · Onsite

3 months ago

Design Verification Engineer - Internal IP

Etched · San Jose

1+ year ago