Hiring.Camp

Principal DFT Engineer

Job Listings

·

Jun 10, 2026

Location
Austin (Oakhill, Office), United States of America
Type
Full-time
Department
Engineering
Seniority
Lead
Experience
5+ years
Source
Workday

Description

DFT Engineer

You will join a team working on leading-edge projects in the Business Unit (BU) MCU & MPU Engineering & Design Enablement (MMEDE). MMEDE BU brings the technology and ecosystem relationships for next gen automotive Processing, Edge Processing & Radar Processing products.

Your Responsibilities:

  • Handling RTL Design for DFT related changes in both Subsystem level & Top level Designs.

  • Inserting of MBIST RTL for memories & Verifying them.

  • Analyzing Scan DRCs & fixing them in RTL.

  • Analyzing ATPG reports on coverage & devise mechanism to improve coverage & generating patterns for ATE.

  • Inserting of TAP, IOs, Test Pinmux using NXP DFT flows.

  • Power Aware RTL/ GLS simulation bringup & taking care of the regression suite for both Non-ATPG & ATPG simulations.

  • Bringing up Patterns on Wafer probe & on Final Test by working closely with Product & Test teams.

Your Profile:

  • DFT engineer with 5+ years of experience in DFT implementation and verification of scan architectures, JTAG, memory BIST, ATPG.

  • Self-driven, results-oriented with a positive outlook, and a clear focus on high quality deliverables.

  • Empathic communicator, able to see things from the other person's point of view.

  • Should be willing to take up new challenges in the project and be a team player.

  • The engineer should be well versed in Digital Design Concept, preferably having subject knowledge on Verilog/VHDL RTL coding.

  • The candidate should preferably have experience in any one of the following areas.

    • Scan insertion, JTAG, ATPG DRC and coverage analysis, Simulation debug with timing/SDF. 

    • Able to debug and root cause problems in simulation failures.

More information about NXP in the United States...

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-6692

Skills

iOS

Similar Jobs

22

Principal DFT Engineer

Renesas Electronics · Hyderabad, India

Today

Principal DFT Engineer

Cadence Design · BANGALORE 05, India

1 month ago

DFT Engineer, Principal

Qualcomm · Toronto, ON,CA, CA

1 month ago

Principal DFT Engineer

Analogdevices · India, Bangalore, RMZ

1 month ago

Principal DFT Engineer

Asteralabs · Tel Aviv-Yafo, Tel Aviv District, Israel +2

2 months ago

Principal DFT Engineer

Job Listings · Pune, India

3 months ago

Principal DFT Engineer

Job Listings · Pune, India +1

5 months ago

DFT Principal Engineer

Marvell · IL - Petah Tikva, Israel +1

7 months ago

Principal Digital Engineer (DFT Design)

Renesas Electronics · Chandler, AZ, United States · Hybrid

Yesterday

Principal DFT Engineer (Silicon Engineering)

Spacex · Austin, TX +2

1 week ago

Principal DFT Engineer (Silicon Engineering)

Spacex · Palo Alto, CA +2

1 week ago

Principal DFT Engineer (Silicon Engineering)

Spacex · Irvine, CA +2

1 week ago

Senior Principal DFT Design Engineer

Cadence Design · AUSTIN 03, United States of America

2 weeks ago

Design for Test (DFT) Engineer, Principal

Positron · Remote (United States) · Remote

1 month ago

Principal DFT Engineer, HBM

Micron · Folsom, CA, United States of America

1 month ago

Staff/Principal Engineer - HBM Design for Test (DFT)

Micron Technology · Richardson, TX,US, US

1 month ago

Staff/Principal Engineer - HBM Design for Test (DFT)

Micron · Richardson, TX, United States of America

1 month ago

Principal Engineer – HBM Design for Test (DFT)

Micron · Richardson, TX, United States of America

2 months ago

Principal Engineer – HBM Design for Test (DFT)

Micron Technology · Richardson, TX,US, US

2 months ago

Principal SoC DFT Engineer

Nokia · United States, US · Hybrid

5 months ago

Principal Engineer - Design For Test (DFT)

Marvell · US-NC - Morrisville, United States of America

5 months ago

Principal DFT Design Engineer

Cadence Design · BANGALORE 05, India

1+ year ago