Hiring.Camp

Principal Design Engineer

Cadence Design

·

May 7, 2026

Location
AUSTIN 03, United States of America
Type
Full-time
Department
Engineering
Seniority
Lead
Source
Workday

Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Design Verification expert with good subsystem and SOC level verification. Must possess excellent debug skills. Expert in developing SV UVM based testbenches. Ability to coach and mentor less experience teammates. Should have worked on time-bounded projects leading to Si realization.

Independently handle verification of complex modules or own significant piece in subsystem / SOC based verification. Define methodology for subsystem/SOC verification. Mentor less experienced engineers to bring them up as independent verification engineer. Follow systematic approach of metric driven verification with meticulous attention to quality and completeness. Should be able work closely across teams to meet delivery timelines.

Required experience

  • Worked on Subsystem / SOC level verification projects
  • Experience in ARM based designs.
  • In-depth knowledge SV-UVM
  • Expertise in architecting, design and development of scalable verification environments from scratch. Define verification architecture and verification strategy
  • Expertise in verification test plan development, test cases coding; Execute and debug test cases to achieve functional and code coverage goals
  • Experience in C based testcase development
  • Strong knowledge of AMBA protocols like AXI, ACE, APB, AHB.
  • Good knowledge of at least one of the USB/PCIE/Ethernet/DDR/LPDDR or similar protocols
  • Strong problem solving skills. Exhibit discipline, thoroughness and methodical approach in solving problems 
  • Ability to work with stakeholders across cross-functional teams – Architecture, Design, Internal and External Customers
  • Experience in mentoring junior engineers
  • Self-driven and committed individual who can work in a fast paced project environment

Desirable skills and experience

  • Prior experience with Cadence tools and flows is highly desirable
  • Familiarity with ARM/CPU architectures is a plus
  • Experience in developing c-based test cases for SOC verification
  • Experience with assembly language programming
  • Good knowledge of some of the protocols like UART, I2C, SPI, JTAG
  • Embedded C code development and debug
  • Formal Verification experience
  • Cadence verification tool experience

Strong vocabulary, communication, organizational, planning, and presentation skills are essential. Ability to work independently and productively with high quality output and results in a fast paced and dynamic environment. A strong positive attitude and ability to work in a team is a must. Self-motivated and willing take up additional responsibilities to contribute to team’s success.

We’re doing work that matters. Help us solve what others can’t.

Skills

SOC

Similar Jobs

30

Principal Design Engineer

Airbus·Wichita, KS +1

3d ago

Principal Design Engineer

Cadence Design·AUSTIN 03, US

4d ago

Principal Design Engineer

Cadence Design·AUSTIN 03, US

4d ago

Principal Design Engineer

Cadence Design·SAN JOSE 08, US +1

1w ago

Principal Engineer - Design

Microchip·India - Bangalore

1w ago

Principal Engineer - Design

Microchiphr·India - Bangalore

1w ago

Principal Design Engineer

Cadence Design·GALWAY 01, Ireland

1w ago

Principal Design Engineer

Leagueinc·Canada·Remote

2w ago

Principal Design Engineer

Medline Careers·CORP - Eagan, MN ADC·Hybrid

3w ago

Principal Design Engineer

Bakerhughes·US-TX-HOUSTON - 6760 Concord Park, US

3w ago

Principal Design Engineer

Cadence Design·AUSTIN 03, US

3w ago

Principal Design Engineer

Nexperia·Dallas, US

3w ago

Principal Design Engineer

Cadence Design·HYDERABAD 04, India

1mo ago

Principal Engineer- Design

onsemi·San Jose, CA

1mo ago

Principal Design Engineer

Cadence Design·CORK 01, Ireland +1

1mo ago

Principal Engineer Design

Infineon·Bengaluru, KA

1mo ago

Principal Engineer Design

Infineon·Bengaluru, KA +1

1mo ago

Principal Design Engineer

Cadence Design·CORK 01, Ireland

1mo ago

Principal Engineer - Design

Microchip·Canada - Burnaby

1mo ago

Principal Engineer -Design

Microchip·Canada - Saskatoon

1mo ago

Principal Engineer - Design

Microchiphr·Canada - Burnaby

1mo ago

Principal Engineer -Design

Microchiphr·Canada - Saskatoon

1mo ago

Principal Engineer Design

Infineon·Bengaluru, KA

2mo ago

Principal Engineer - Design

Microchip·CA - Roseville, US

2mo ago

Principal Engineer - Design

Microchiphr·CA - Roseville, US

2mo ago

Principal Design Engineer

Coherent·Fremont, CA·Onsite

2mo ago

Principal Design Engineer

Micron Technology·San Jose, CA

2mo ago

Principal Design Engineer

Micron·San Jose, CA

2mo ago

Principal Design Engineer

RTX·GB-WLV-WOLVERHAMPTON-001 ~ Wobaston Rd ~ HS MARSTON AERO, UK·Onsite

3mo ago

Principal Engineer Design

Infineon·Bengaluru, KA

3mo ago
Principal Design Engineer at Cadence Design | Hiring.Camp