Hiring.Camp

Signal Integrity & Power Integrity Engineer

DensityAI

·

Jul 2, 2026

Apply
Location
Mountain View, CA · Mountain View, California, United States
Department
Hardware
Source
Greenhouse

Description

About the role

Own the signal-integrity and power-integrity engineering that keeps our AI accelerator running clean — across die, package, and board. You'll model and sign off the high-speed interface channels and power-delivery networks that move data and power through the system, set the SI/PI budgets the design is built to, and partner closely with the package, PCB, physical-design, and architecture teams to meet them. This is a deep-expertise, signoff-owning role at the intersection of high-speed design and power delivery: where the electrical realities of advanced-node, high-bandwidth silicon collide with aggressive performance targets, your analysis is what gives the team the confidence to tape out and build.

What will you do 

  • Own signal-integrity and power-integrity analysis and signoff for DensityAI’s AI platform across silicon, package, board, and system — high-speed interface channels, power delivery, and decoupling strategy
  • Use and develop AI assisted tool flows to accelerate SI/PI modeling, extraction, and signoff timelines

What we're looking for 

  • Exceptional abilities across SI/PI analysis: link budgeting, channel modeling and S-parameter extraction, IBIS-AMI, IR-drop and power-delivery-network (PDN) analysis, and EM/thermal-aware signoff 
  • 5+ years of SI/PI experience on very high-performance designs at advanced technology nodes (7nm or better) and high-speed interfaces (PCIe, DDR/LPDDR, HBM, 112G+ SerDes, or equivalent) 
  • Hands-on with industry-standard tools (Ansys HFSS / SIwave / RedHawk, Cadence Sigrity / Clarity, Synopsys, Keysight ADS or equivalent) for extraction, EM, and PDN analysis 
  • Demonstrated ability to work closely with package, PCB, physical design, and architecture teams to set and sign off SI/PI budgets across die–package–board 
  • (Optional) 2.5D / 3D and multi-die packaging (CoWoS, EMIB, chiplets, HBM interfaces), jitter / equalization design, co-packaged optics, or post-silicon SI/PI correlation and lab validation

Compensation

Final offers depend on level, location, and skills relevant to the role. Additional compensation: equity grant per company guidelines; medical / dental / vision; 401(k); standard PTO. 

Visa Sponsorship

DensityAI sponsors qualified candidates for H-1B, O-1, TN, E-3, and other employment-based visas, and we welcome applicants on F-1 OPT and STEM-OPT. Work authorization is required at start; we provide immigration support to secure or transfer status.

Export Controls

Aspects of this role may involve access to information subject to U.S. export controls (EAR/ITAR). We may discuss licensing or scope adjustments during the interview.

Equal Opportunity

DensityAI is an Equal Opportunity Employer. We do not discriminate on the basis of race, color, religious creed, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, age (40+), sexual orientation, military or veteran status, pregnancy, or any other status protected by law. We comply with the California CROWN Act and provide reasonable accommodations on request

Full compensation packages are based on candidate experience and relevant certifications. 

California pay range
$215,000—$275,000 USD

Compensation

Final offers depend on level, location, and skills relevant to the role. Additional compensation: equity grant per company guidelines; medical / dental / vision; 401(k); standard PTO. 

Visa Sponsorship

DensityAI sponsors qualified candidates for H-1B, O-1, TN, E-3, and other employment-based visas, and we welcome applicants on F-1 OPT and STEM-OPT. Work authorization is required at start; we provide immigration support to secure or transfer status.

Export Controls

Aspects of this role may involve access to information subject to U.S. export controls (EAR/ITAR). We may discuss licensing or scope adjustments during the interview.

Equal Opportunity

DensityAI is an Equal Opportunity Employer. We do not discriminate on the basis of race, color, religious creed, national origin, ancestry, physical or mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, age (40+), sexual orientation, military or veteran status, pregnancy, or any other status protected by law. We comply with the California CROWN Act and provide reasonable accommodations on request.

 

 

Similar Jobs

30

Signal Integrity Engineer

Pure Storage·Santa Clara, California·Onsite

1d ago

Signal Integrity Engineer

Hewlett Packard Enterprise (HP)·Taipei, Taiwan·Onsite

1d ago

Signal Integrity Student Worker Engineer

Intel·CRI - Belen, Heredia·Hybrid

1d ago

Memory Signal Integrity Engineer

Intel·CRI - Belen, Heredia·Hybrid

1d ago

Signal Integrity Student Worker Engineer

Intel·CRI - Belen, Heredia·Hybrid

1d ago

Memory Signal Integrity Engineer

Intel·CRI - Belen, Heredia·Hybrid

1d ago

Signal Integrity Engineer

Hewlett Packard Enterprise (HP)·Taipei, Taiwan·Onsite

1d ago

Signal Integrity Engineer

Hewlett Packard Enterprise (HP)·Taipei, Taiwan·Onsite

1d ago

Sr. Staff, Signal Integrity and Power Integrity Engineer

Marvell·Canada +1

2d ago

Principal Signal Integrity Engineer

Hewlett Packard Enterprise (HP)·Colorado Springs, Colorado +1·Hybrid

3d ago

Principal Signal Integrity Engineer

Hewlett Packard Enterprise (HP)·Colorado Springs, Colorado +1·Hybrid

3d ago

Principal Signal Integrity Engineer

Hewlett Packard Enterprise (HP)·Colorado Springs, Colorado +1·Hybrid

3d ago

Principal Engineer, Signal Integrity

Marvell·Canada

6d ago

Signal Integrity Measurement Engineer

Graphcore·Austin, Texas

6d ago

Signal Integrity Engineer

Purestorage·Taiwan

1w ago

ASIC Board Design Engineer – System Lead, PCB Layout, Signal Integrity, and System Architecture (Onsite)

Cisco·US·Onsite

1w ago

Signal Integrity Engineer

Qualcomm·San Diego, California

1w ago

Signal Integrity Engineer

Hewlett Packard Enterprise (HP)·Sunnyvale, California·Onsite

2w ago

Signal Integrity Engineer

Hewlett Packard Enterprise (HP)·Sunnyvale, California·Onsite

2w ago

Signal Integrity Engineer

Hewlett Packard Enterprise (HP)·Sunnyvale, California·Onsite

2w ago

Signal Integrity Engineer

Broadcom·US

2w ago

Signal Integrity and PCB Design Engineer

Nvidia·Santa Clara, California

2w ago

Principal Engineer - Signal Integrity

Micron·Boise, Idaho

2w ago

Signal Integrity and PCB Design Engineer

Nvidia·Santa Clara, California

2w ago

Principal Engineer - Signal Integrity

Micron Technology·Boise, Idaho

2w ago

Senior Signal Integrity Engineer (Hands-on)

Intel·PTK1 - PTK1 - Petah Tikva 1, Israel

2w ago

Senior Signal Integrity Engineer (Hands-on)

Intel·PTK1 - PTK1 - Petah Tikva 1, Israel

2w ago

Signal Integrity Intern

Marvell·Israel

3w ago

Signal Integrity Engineer

Graphcore·Bristol, England +2·Onsite

3w ago

Signal Integrity Engineer

Hirose Electric Americas·San Jose, California

3w ago