Hiring.Camp

RTL Design Engineer

Samsung

·

May 18, 2026

Apply
Location
SSIR, Goldstone, Bangalore, India
Department
Engineering
Experience
6+ years
Education
Bachelor
Closing date
Today
Source
Workday

Description

Position Summary

About Samsung Semiconductor India Research (SSIR)

With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural processors, Serial Interfaces, Multimedia IPs and much more.

As one of the largest R&D centers outside Korea for Samsung Electronics, we take pride in our ability to work on some of the cutting edge technologies. Our engineers get to work across diverse domains, projects, products, clients, people and countries, and conduct research in new and emerging technology areas. Innovation and creativity are highly valued at this innovation hub, as we strive towards providing high reliability; high performance and value added services that enable Samsung Electronics deliver world-class products.

Role and Responsibilities

  • At least 6-10 years of experience in Low power RTL design, microarchitecture, synthesis, timing closure, power estimation. Should be proficient in Verilog/System Verilog.
  • Should have experience in optimization of microarchitecture and RTL for area and power reduction. Experience with SoC integration, optimization of Arithmetic units, Floating point data path design is a plus. 
  • Should have experience using ASIC design tools such as VCS, Verdi, Design Compiler, power estimation tools(such as Spyglass, PTPX). Knowledge of scripting languages (Shell, Perl, Python), C language is a plus.
  • Experience with signing off RTL, synthesized netlist for Physical Design and eventually tape-out is desirable.
  • Hands on experience with AXI, APB bus protocols is a must. Experience with PCIe, UCIe protocols is a plus.
  • Prior domain experience in Artificial Intelligence and/or Near Memory acceleration is a plus. 
  • Experience with hardware architecture exploration, performance modeling is desirable.
  • *PPA - Power Performance, & Area analysis

Skills and Qualifications

Experience – 6 to 10 Years of experience

Qualifications

  • B.Tech/B.E/M.Tech/M.E

Disclaimer

Samsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltd is dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.

* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.

Skills

PythonPerl

Similar Jobs

30

RTL Design Engineer

Delos Data·Palo Alto, California·Remote

3w ago

RTL Design Engineer

Voltai·Palo Alto, California

3w ago

RTL Design Engineer

The Trust Company

RTL Design Engineer

Intel·Hillsboro, Oregon +2

1mo ago

RTL Design Engineer

Intel·Hillsboro, Oregon +2

1mo ago

RTL Design Engineer

Inabia Software & Consulting Inc.·Remote

RTL Design Engineer

Etched·San Jose, California

1y+ ago

RTL Design Engineer

Etchedai·Cupertino, California

1y+ ago

ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 8 to 10 years | Bangalore

Cisco·India·Onsite

1d ago

ASIC Engineer | RTL Design, Verilog, System Verilog | CDC, Lint | Exp - 4 to 7 years | Bangalore

Cisco·India·Onsite

1d ago

Senior FPGA / RTL Design Engineer - Signal Processing

Motorola Solutions·Los Angeles, California·Hybrid, Onsite

2d ago

Senior FPGA / RTL Design Engineer - Signal Processing

Motorola Solutions·Los Angeles, California·Hybrid, Onsite

2d ago

RTL Design Engineer, Networking / NoC

Openai·San Francisco, California·Hybrid

2d ago

Rtl Design Engineer Google Cloud Sunnyvale

Google·Remote

Cpu Rtl Design Engineer Datapath And Execution Units

Accounts·Remote

Senior RTL Design Engineer - CPU Frontend

Sifive·Cambridge, England +1

1w ago

Staff DRAM RTL Design Engineer

Micron Technology·Hyderabad, Telangana

1w ago

Staff DRAM RTL Design Engineer

Micron·Hyderabad, Telangana

1w ago

Principal PCS/PMA RTL Design Engineer

Astera Labs·Los Angeles, California +1·Onsite

1w ago

Tpu Compute Rtl Design Engineer

Accounts·Remote

Rtl Design Engineer Tpu

Accounts·Remote

HBM SoC RTL Design Engineer

Micron·Folsom, California

1w ago

HBM SoC RTL Design Engineer

Micron Technology·Folsom, California +1

2w ago

ASIC RTL Design Engineer (Sr. Engr / Sr. Lead Engr)

Qualcomm·Bengaluru, Karnataka

2w ago

Staff Engineer, RTL Design, AI Hardware

Tenstorrent·Belgrade, Central Serbia·Hybrid

2w ago

Senior Engineer, RTL Design, AI Hardware

Tenstorrent·Belgrade, Central Serbia·Hybrid

2w ago

Mixed-Signal Design Engineer – RTL and Co-Simulation

Nvidia·Bengaluru, Karnataka·Hybrid

2w ago

Mixed-Signal Design Engineer – RTL and Co-Simulation

Nvidia·Bengaluru, Karnataka·Hybrid

2w ago

NPU RTL Design Engineer

Qualcomm·San Diego, California

3w ago

CPU Low Power RTL Design Engineer

Qualcomm·Santa Clara, California

3w ago