- Salary
- $133k – $193k
- Location
- San Jose, California, United States, United States of America
- Type
- Full-time
- Department
- Engineering
- Experience
- 5+ years
- Education
- PhD
- Source
- Workday
Description
Job Details:
Job Description:
About Altera
At Altera™, our independence as the world’s largest pure‑play FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industry‑leading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely—empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.
About the Role
We are seeking a Physical Design Engineer to join our Silicon Engineering and Physical Design organization. In this role, you will be responsible for implementing advanced custom IP and SoC designs from RTL through GDSII while driving timing closure, power optimization, physical verification, and design signoff for leading-edge semiconductor products. You will work closely with architecture, RTL, DFT, synthesis, verification, and methodology teams to deliver high-quality silicon for next-generation FPGA technologies.
Key Responsibilities
Perform full-chip and block-level physical design implementation of custom IP and SoC designs from RTL through GDSII, delivering manufacturing-ready design databases.
Execute all stages of the physical design flow, including synthesis, floorplanning, power planning, place and route, clock tree synthesis (CTS), timing closure, and physical optimization.
Perform static timing analysis (STA) and resolve setup, hold, signal integrity, and timing violations to achieve design closure.
Develop and optimize clock distribution networks, power distribution networks, and multiple power domain implementations to meet performance, power, and reliability targets.
Conduct physical verification and signoff activities, including formal equivalence checking (LEC), static timing analysis, power integrity, IR drop, electromigration (EM), layout verification, electrical rule checking (ERC), design rule checking (DRC), layout versus schematic (LVS), and structural verification.
Analyze physical design results and identify root causes of implementation issues while driving corrective actions to improve current and future product architectures.
Optimize physical implementations to improve product-level metrics including performance, power consumption, frequency, area (PPA), manufacturability, and reliability.
Collaborate closely with RTL, Logic Design, DFT, CAD, Architecture, Verification, and Product Engineering teams throughout the design cycle.
Support Design-for-Test (DFT) integration and implementation throughout physical design and signoff.
Drive physical design convergence across multiple design iterations while balancing timing, power, congestion, and area tradeoffs.
Contribute to the development, enhancement, and automation of physical design methodologies, flows, and infrastructure.
Mentor junior engineers and provide technical guidance on physical implementation best practices.
What You'll Bring
Strong understanding of modern semiconductor physical implementation methodologies.
Excellent analytical and debugging skills for solving complex timing, congestion, and physical implementation challenges.
Ability to balance power, performance, and area tradeoffs across large-scale SoC designs.
Strong communication skills with the ability to collaborate effectively across multidisciplinary engineering teams.
Passion for building high-quality silicon and continuously improving engineering methodologies.
Why Join Altera?
At Altera, you'll help shape the future of programmable computing while working alongside some of the industry's most accomplished semiconductor engineers. We offer challenging technical problems, opportunities to influence next-generation FPGA products, competitive compensation, comprehensive benefits, and long-term wealth-building opportunities through our equity programs. If you're passionate about delivering world-class silicon and advancing physical design methodologies, we'd love to hear from you.
Salary Range
The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.
$133,200 - $192,825 USD
We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.
#LI-MD1
Qualifications:
Minimum Qualifications
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline and 5+ years of experience in semiconductor Physical Design.
5+ years of experience implementing custom IP or SoC designs from RTL through GDSII.
5+ years of experience with physical design flows including synthesis, floorplanning, place and route, clock tree synthesis (CTS), and physical optimization.
3+ years of experience performing static timing analysis (STA) and achieving timing closure on advanced semiconductor designs.
3+ years of experience with physical verification and signoff, including DRC, LVS, ERC, LEC, IR drop, electromigration (EM), and power integrity analysis.
Preferred Qualifications
Master's degree or Ph.D. in Electrical Engineering, Computer Engineering, or a related technical discipline.
Experience with advanced technology nodes (7nm, 5nm, 3nm, or smaller).
Experience implementing high-performance CPU, FPGA, AI accelerator, networking, or SoC designs.
Experience with Tcl, Python, Perl, or Shell scripting for flow automation.
Knowledge of static timing analysis, low-power implementation methodologies including UPF/CPF.
