Hiring.Camp

Principal Engineer, ASIC Validation

Micron Technology

·

Today

Location
Hyderabad, TS,IN, IN
Type
Full-time
Department
Engineering
Seniority
Lead
Experience
12+ years
Education
Master
Source
Eightfold

Description

Req. ID:

JR115188 Principal Engineer, ASIC Validation

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Job responsibilities At Glance:

  • Complete HANDS On Xilinx FPGA Flow, Vivado Flow and Protocompiler Tool flow or ZEBU Emulation flow is Essential to Have
  • Overall ownership of complete SOC deployment on Pre Silicon platforms on ZEBU
  • Get along with Design/SOC C/FW teams to identify actual FW implementation and plan/perform validation accordingly
  • Review SoC Verification plan for PCIe/LPDDR/ONFI sub system and Create/understand PCIe/LPDDR/ONFI Validation plan with SOC C, AE, FW teams
  • Develop understanding on SoC and perform Processor based SoC prototyping and Emulation using C/FW/AE Flow
  • Should be able to run SOC C based simulations for test case understanding and debug using VCS
  • Hands on HAPS 100, HAPS200, ZEBU, Palladium is most preferred, Hands on ZEBU is MUST to have
  • Work with overseas teams for PCIe/LP bring-up/debug
  • Should be writing the Verilog RTL when required, should be able to debug using Xilinx FPGA Vivado Flow

Proficiency in FPGA Debug Skills

  • Must have practical experience with Xilinx FPGA debug using Chipscope flow
  • Strong root-cause skills across hardware, RTL layers

Job Qualifications

  • Bachelors/Masters or equivalent experience in Engineering
  • Thorough Knowledge of ZEBU or Palladium Flow, Xilinx Ultrascale FPGA, Vivado Flow would be preferred.
  • Leverage AI-enabled tools to improve productivity and decision making
  • Good understanding on any of PCIe/NVME/LPDDR/ONFI Architecture
  • Minimum 12+ years of Processor based SoC, and hands-on ZEBU implementation experience
  • Good To Have - Knowledge of industry standard interfaces, such as ONFI, AXI, LPDDR, PCIE is an advantage
  • Strong Verilog Coding skills
  • Proven experience in scripting languages such as Python / Perl / TCL
  • Good written and oral communication
  • Excellent Great Teammate
  • Positive attitude, well-mannered mature behavior is must

Job Profile(s):

ASIC Engineer 5

Relocation level: (TBD)

Before Getting Started

Please review Micron’s Internal Job Application Policy on your regional PeopleNow Career Opportunities page before searching and applying for jobs. Note in particular that:

  • Hiring managers may view your performance appraisals, original resume, transcripts or other performance-related documentation in your personal file. This information will be held in confidence.
  • If you are selected to interview for a position, you must notify your direct supervisor before participating in the interview process.

​​​​

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Skills

PythonPerlSOCPrototyping

Similar Jobs

30

ASIC Principal Engineer

Hewlett Packard Enterprise (HP)·Bengaluru, Karnataka·Hybrid

1mo ago

ASIC Principal Engineer

Hewlett Packard Enterprise (HP)·Bengaluru, Karnataka·Hybrid

1mo ago

ASIC Principal Engineer

Hewlett Packard Enterprise (HP)·Bengaluru, Karnataka·Hybrid

1mo ago

Principal Engineer, ASIC Validation

Micron·Hyderabad, Telangana

Today

Principal ASIC Engineer (Mixed-Signal)

Voyant Photonics·New York, US·Onsite

1d ago

Senior Principal FPGA/ASIC Engineer (Onsite)

RTX·El Segundo, California +1·Onsite

1w ago

Principal FPGA/ASIC Engineer (Onsite)

RTX·El Segundo, California +1·Onsite

1w ago

Principal Electrical Engineer - ASIC/FPGA Verification (Onsite)

RTX·Cedar Rapids, Iowa·Onsite

1w ago

Principal Electrical Engineer - DSP ASIC/FPGA (Onsite)

RTX·Cedar Rapids, Iowa·Onsite

1w ago

Principal Electrical Engineer ASIC/FPGA (Onsite)

RTX·Cedar Rapids, Iowa·Onsite

1w ago

Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Sunnyvale, California·Hybrid

1w ago

Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Sunnyvale, California·Hybrid

1w ago

Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Sunnyvale, California·Hybrid

1w ago

Sr Principal Electrical Engineer - ASIC/FPGA (Onsite)

RTX·Indiana, US·Onsite

1w ago

Principal FPGA/ASIC Verification Engineer (Onsite)- Active Secret

RTX·Indiana, US·Onsite

1w ago

Principal Engineer – ASIC SoC Design

Micron Technology·Hyderabad, Telangana

1w ago

Principal Engineer – ASIC SoC Design

Micron·Hyderabad, Telangana

1w ago

Principal ASIC Verification Engineer

Atomcomputing·Austin, Texas·Hybrid

2w ago

Sr Principal ASIC FPGA Engineer (Sign-on Bonus Available)

Gdms·Scottsdale, Arizona

2w ago

Principal Engineer, ASIC Physical Design

Micron Technology·Hyderabad, Telangana

3w ago

Principal Engineer, ASIC Physical Design

Micron·Hyderabad, Telangana

3w ago

Principal ASIC Design Engineer

Micron·Boise, Idaho +3

4w ago

Principal ASIC Design Engineer

Micron Technology·Boise, Idaho +3

4w ago

Senior Principal Electrical Engineer (FPGA/ASIC)

RTX·Texas, US·Remote

1mo ago

Principal ASIC Package Design Engineer

K2Spacecorporation·Seattle, Washington

1mo ago

Principal ASIC Package Design Engineer

K2Spacecorporation·New York City, New York·Remote

1mo ago

Principal ASIC Design Verification Engineer - Terawave

Blueorigin·Cupertino, California +2·Remote

1mo ago

Senior Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Onsite

1mo ago

Senior Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Onsite

1mo ago

Senior Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Onsite

1mo ago