Hiring.Camp

Senior STA Engineer

Nvidia

·

Today

Location
Tel Aviv-Yafo, Tel Aviv District,IL, IL
Type
Full-time
Department
Engineering
Seniority
Senior
Experience
5+ years
Education
Master
Source
Eightfold

Description

NVIDIA is seeking a Physical Design and Timing Engineer to join our silicon implementation team. This role focuses on timing analysis, timing closure, and signoff quality across complex ASIC and SoC designs. You will work closely with physical design, front-end design, methodology, and CAD teams to drive robust implementation at advanced process nodes. This is a strong fit for an engineer who enjoys deep analysis, problem solving, and improving quality at block and full-chip levels.

What you’ll be doing:

  • Drive static timing analysis and timing closure for block and/or full-chip designs.
  • Develop, review, and debug timing constraints, scenarios, and signoff checks.
  • Analyze setup, hold, noise, and variation-related timing issues and drive closure with cross-functional teams.
  • Partner with physical design engineers on floorplan, CTS, route, ECO, and convergence activities.
  • Review reports, identify root causes of violations, and recommend high-quality fixes with minimal design impact.
  • Improve timing methodology, automation, and debug efficiency using Tcl, Perl, and/or Python.

What we need to see:

  • B.Sc. or M.Sc. in Electrical Engineering, Computer Engineering, or equivalent experience.
  • 5+ years of experience in ASIC or SoC physical design, timing analysis, or implementation.
  • Strong understanding of static timing analysis fundamentals, timing constraints, and timing closure.
  • Hands-on experience with industry-standard EDA tools such as PrimeTime, ICC2, Innovus, Tempus, or equivalent.
  • Experience debugging setup/hold violations, clocking issues, and ECO impacts.
  • Solid scripting skills in Tcl plus familiarity with Perl or Python.
  • Good communication skills and ability to work across design, CAD, and verification teams.

Ways to stand out from the crowd:

  • Experience with advanced-node implementation and signoff.
  • Knowledge of MMMC flows, SI, OCV/AOCV/POCV, and power-aware timing analysis.
  • Experience improving timing methodology or developing reusable automation.

We are an equal opportunity employer and value diversity at our company. We do not discriminate based on race, religion, color, national origin, sex, gender, gender expression, sexual orientation, age, marital status, veteran status, or disability status. We will ensure that individuals with disabilities are provided a reasonable accommodation to participate in the job application or interview process, perform essential job functions, and receive other benefits and privileges of employment. Please contact us to request accommodation.

Skills

PythonPerl

Similar Jobs

28

Senior STA Engineer

Qualcomm·Noida, Uttar Pradesh

1mo ago

Senior STA Engineer

Astera Labs·Ahmedabad, Gujarat +1

1mo ago

Senior Engineer - STA

MosChip Technologies Limited·Hyderabad, Telangana

4mo ago

CPU STA CAD & Methodology Engineer (Staff/Sr Staff)

Qualcomm·Bengaluru, Karnataka

2d ago

Staff/ Sr Staff/Principal Engineer, STA

Renesas Electronics·Bengaluru, Karnataka·Onsite

3d ago

Staff/ Senior Staff Engineer, STA

Renesas Electronics·Bengaluru, Karnataka·Onsite

1w ago

CPU STA Engineer, Sr Engineer

Qualcomm·Hyderabad, Telangana

3w ago

Sr. ASIC STA Engineer

Tensordyne·San Jose, California +1

4w ago

Senior Lead STA Engineer

Qualcomm·Noida, Uttar Pradesh

1mo ago

SoC STA/Timing Engineer (Staff/Sr Staff)

Qualcomm·Bengaluru, Karnataka

1mo ago

GPU STA/Timing Engineer (Senior Lead/Staff)

Qualcomm·Bengaluru, Karnataka

1mo ago

Senior Lead Engineer - STA

Job Listings·Noida, Uttar Pradesh

2mo ago

STA/Timing and Physical Design Engineer (Senior/Lead) - Modem Team

Qualcomm·Bengaluru, Karnataka

2mo ago

Senior STA Signoff Methodology Engineer

Nvidia·Austin, Texas +1

2mo ago

Senior STA Signoff Methodology Engineer

Nvidia·Austin, Texas +1

2mo ago

CPU STA/Timing Engineer (Lead/Staff/Sr Staff)

Qualcomm·Bengaluru, Karnataka

2mo ago

Senior PD Engineer: Synthesis & STA

EnCharge AI·Bangalore INDIA Hybrid, Remote·Hybrid, Remote

2mo ago

STA CAD Methodology Engineer, Sr Lead

Qualcomm·Bengaluru, Karnataka

3mo ago

Senior/Staff Mid-End Engineer (STA/Synthesis)

Bitdeer Technologies Group·Singapore

4mo ago

Senior Design Engineer - STA

Job Listings·Noida, Uttar Pradesh

4mo ago

Sr. Staff Physical Design Timing Engineer (STA)

Lightmatter·Boston, Massachusetts

4mo ago

Senior SoC STA Engineer

InnoPhase IoT·San Diego, California

5mo ago

Senior Static Timing Analysis (STA) Methodology Engineer

ESPACE·Saratoga, California·Onsite

6mo ago

Senior STA Timing Engineer

Cisco·ARM-YEREVAN, Armenia·Onsite

6mo ago

Senior STA Engineer, Sub-chip

Nvidia·Jerusalem, Israel

Senior STA Engineer, Sub-chip

Nvidia·Jerusalem, Israel +1

7mo ago

Senior/ Staff Physical Design STA Engineer

Astera Labs·Jerusalem, Israel

7mo ago

CPU STA - Sr/Lead/Staff/Sr Staff Engineer

Qualcomm·Hyderabad, Telangana

8mo ago