Hiring.Camp

Sr. ASIC Design Engineer

AMBARELLA

·

Aug 14, 2025

Salary
$135k – $170k
Location
US Headquarters, United States of America
Type
Full-time
Department
Engineering
Seniority
Senior
Source
Workday

Description

AI Vision Processors For Edge Applications

Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.

Job Description

Position Responsibilities:

  • Designing and implementing video compression, image processing, vector computation, and flexible compute systems optimized for future AI agents and large language model (LLM) inference—alongside processor cores and memory subsystems using System Verilog, with a focus on enabling next-generation edge AI markets such as automation, robotics, and intelligent low power embedded systems.
  • Logic design, implementation, and verification using Verilog, System Verilog, and any required programing and scripting languages.
  • Synthesize and optimize RTL for timing, area, and power.
  • Explore micro-architecture and architectural tradeoffs via quick modelling using scripting languages such as python, Perl etc.
  • Developing unit level test environments and tests cases
  • Developing front-end methodologies and tool flows.
  • Participating in chip bring-up and testing.
  • Analyzing and reviewing code coverage and functional coverage and providing recommendations to the verification team to address any gaps.

Requirements:

  • Master’s degree in electrical/Electronics/Computer Engineering with 0-5 years of experience.
  • Good understanding of computer architecture, logic design and VLSI design.
  • Knowledge of System Verilog, Verilog, python, and Perl.
  • Knowledge of design verification, and functional coverage.
  • Ability to program in scripting languages and the ability to write assembly language programs.
  • Strong communication skills and a good team player.
  • Adept problem-solving abilities
  • Knowledge of logic synthesis and timing closer is a plus

The base salary range is $135,000 - $170,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The successful candidate will have the opportunity to convert to a full-time regular position. We also offer new-hire RSU grants and the opportunity for annual RSU grants, as well as other highly competitive benefits.

Skills

PythonPerl

Similar Jobs

23

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP) · Sunnyvale, California, United States of America · Onsite

3 days ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP) · Sunnyvale, California, United States of America · Onsite

3 days ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP) · Sunnyvale, California, United States of America · Onsite

3 days ago

Sr. ASIC Design Engineer, Blink/Ring ASIC Team

Amazon

1 week ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex · Austin, TX +1

3 weeks ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex · Irvine, CA +1

3 weeks ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex · Palo Alto, CA

3 weeks ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex · Redmond, WA +1

3 weeks ago

Sr. ASIC Design Engineer

Micron · San Jose, CA, United States of America

2 months ago

Sr. ASIC Design Engineer

Micron Technology · San Jose, CA,US, US

2 months ago

Sr. ASIC Design Engineer (Starshield)

SpaceX · Hawthorne, CA +1

4 months ago

Sr. ASIC Layout Design Engineer

Teledyne · US - Goleta, CA, United States of America

3 months ago

Sr ASIC / RTL Design Engineer

onsemi · Bangalore, Karnataka, India · Remote, Hybrid, Onsite

6 months ago

Sr Principal ASIC / RTL Design Engineer

onsemi · Brno, South Moravia, Czech Republic

2 weeks ago

Sr. / Staff ASIC Digital Design Engineer

SK hynix memory solutions America Inc. · San Jose

3 weeks ago

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Spacex · Austin, TX +3

2 months ago

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Spacex · Irvine, CA +3

2 months ago

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Spacex · Sunnyvale, CA +3

2 months ago

Sr Principal ASIC / RTL Design Engineer

onsemi · Bangalore, Karnataka, India · Remote, Hybrid, Onsite

6 months ago

Sr Principal ASIC / RTL Design Engineer

onsemi · Bangalore, Karnataka, India · Remote, Hybrid, Onsite

6 months ago

Sr. Principal Engineer, RTL ASIC Design

Marvell · IN - Hyderabad, India

1 month ago

Sr. Principal Program Manager, ASIC Design

Asteralabs · Toronto, Ontario, Canada +1

1 month ago

Sr Electrical Engineer – Design Verification - FPGA/ASIC (Onsite)

RTX · US-IA-CEDAR RAPIDS-121 ~ 350 Collins Rd NE ~ BLDG 121, United States of America · Onsite

3 months ago