Sr Principal ASIC / RTL Design Engineer

onsemi

Jul 20, 2026

Apply

Location: Brno, South Moravia, Czech Republic
Type: Full-time
Department: Engineering, Design
Source: Oracle Cloud

Similar Jobs

Senior Principal FPGA/ASIC Engineer (Onsite)

RTX·El Segundo, California +1·Onsite

1w ago

Sr Principal Electrical Engineer - ASIC/FPGA (Onsite)

RTX·Indiana, US·Onsite

1w ago

Sr Principal ASIC FPGA Engineer (Sign-on Bonus Available)

Gdms·Scottsdale, Arizona

2w ago

Senior Principal Electrical Engineer (FPGA/ASIC)

RTX·Texas, US·Remote

1mo ago

Senior Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Onsite

1mo ago

Senior Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Onsite

1mo ago

Senior Principal ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Onsite

1mo ago

Senior Principal Electrical Engineer (FPGA/ASIC)

RTX·Cedar Rapids, Iowa·Hybrid

1mo ago

Senior/Principal Hardware ASIC Validation Engineer

Draper·Cambridge, Massachusetts +1·Onsite

$82K – $220K

1mo ago

Program Management - Principal / Sr. Principal Technical Program Manager – IP, ASIC & Chiplet Platforms

Eliyan·Bay Area·Onsite

2mo ago

Senior Principal ASIC Design Engineer

Asteralabs·Aachen, North Rhine-Westphalia +1·Onsite

2mo ago

ASIC Senior Principal Engineer : Design Veirifcation

Hewlett Packard Enterprise (HP)·Bengaluru, Karnataka·Onsite

3mo ago

ASIC Senior Principal Engineer : Design Veirifcation

Hewlett Packard Enterprise (HP)·Bengaluru, Karnataka·Onsite

3mo ago

ASIC Senior Principal Engineer : Design Veirifcation

Hewlett Packard Enterprise (HP)·Bengaluru, Karnataka·Onsite

3mo ago

Sr. Principal Program Manager, ASIC Design

Asteralabs·Toronto, Ontario

3mo ago