Principal PCIe Silicon Validation Engineer

Asteralabs

•

Feb 18, 2026

San Jose, CA +1Hardware EngineeringLead

Skills & Technologies

PythonMATLABMachine LearningGitGitHubSOCCompliance

Ready to apply?

Opens Asteralabs's career page

Similar Jobs

12

Principal PCIe CXL RTL Design Engineer

Marseille, FR +3 more

Principal Engineer - PCIe RTL Design

IN - Bangalore, India

PCIe FW Engineer, Principal Engineer, Firmware Engineering

Bengaluru, KA, India

Principal Hardware Product Manager – PCIe Accelerators & Server Infrastructure

Sunnyvale, CA

Principal Product Application Engineer - PCIe

San Jose, California, United States +1 more

Sr. Principal Design Verification Engineer (PCIe/ CXL}

IN - Bangalore, India

Principal Product Application Engineer - PCIe

San Jose, California, United States

Principal Product Applications Engineer (PCIe/CXL)

Shanghai, China +1 more

Principal Engineer , Software/Firmware - CXL/PCIe

US-CA - Santa Clara, United States of America

Principal, Design Verification Engineer, UAL and PCIe Subsystems

US-CA - Santa Clara, United States of America

Principal Hardware Engineer - Board‑level system design - infrastructure/storage/network/PCIe Gen 5+/DDR4/5/Ethernet

US-CA - Irvine, United States of America

Principal Engineer, ASIC Development Engineering (ASIC SoC Validation with protocol experience in DDR, PCIe) with 8 to 12 years

Bengaluru, KA, India