Hiring.Camp

Principal Engineer - Digital Design

Microchiphr

·

May 6, 2026

Location
AZ - Chandler, United States of America
Type
Full-time
Department
Engineering
Seniority
Lead
Experience
30+ years
Education
Bachelor
Source
Workday

Description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

Microchip's NCS Team is seeking an experienced Design engineer to support PHY (Physical Layer) development for our next generation of USB products. The role will include working with analog and digital engineers to create mixed-signal IPs and SoC products. As a Principal Digital Design Engineer, the candidate shall be working with multi-sited global Silicon Development Team in the areas of RTL design, design verification, synthesis, STA, and Test using an industry leading ASIC design flow. Candidate must be in the Chandler design center.

Requirements/Qualifications:

  • Bachelors degree with at least 10 years of experience in digital design with solid, hands-on experience in RTL Coding and functional verification.
  • Experience in USB and Ethernet PHY protocols is a strong plus-point.
  • Must have knowledge and experience in Verilog/System Verilog design and test bench creation.
  • Must have excellent debug skills in both functional and gate level simulations
  • Experience with Verification methodologies such as UVM/VMM is a desired skillset.
  • Experience in ASIC design flow including lint checking, Crossing Clock domain checking, DFT methodology, equivalence checking and synthesis.
  • Hands-on experience required with Mentor and Synopsys CAD tools such as Questa, Design Compiler, Formality and Spyglass.
  • Knowledge in synthesis for defining timing constraints to chip-level integration team and for supporting timing closure for sub-blocks. 
  • Ability to solve timing constraint challenges including asynchronous designs with multiple clock domain crossings and for synchronous designs.
  • Knowledge of ASIC test methodology such as Stuck-At/At-Speed scan insertion is a plus.
  • Proficiency in a scripting language such as C, TCL, Perl, Awk, UNIX shell.
  • Knowledge of revision control tools such as CVS, Perforce, DesignSync, etc. and experience with tagging and release methodology
  • Support chip-level integration, verification, and validation teams
  • Provide design documentation, description, and information to internal customers.
  • Ability to work as part of digital, analog, and DSP design team and as part of global multi-sited Development team.
  • The candidate must possess good verbal and written skills and be able to participate in group meetings, provide project updates, and write functional and technical documents. Be proactive and be willing to learn and adapt quickly in a dynamic and cross-functional environment.

Travel Time:

0% - 25%

Physical Attributes:

Hearing, Seeing, Talking, Works Alone, Works Around Others

Physical Requirements:

80% sitting, 10% standing, 10% walking, 100% inside

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.

For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Skills

Perl

Similar Jobs

30

Principal Engineer

ASSYSTEM · Helensburgh, Scotland, United Kingdom · Hybrid

Today

Principal Engineer

AECOM · Chennai, India · Hybrid

Today

Principal Engineer

Infineon · Bengaluru, KA,IN, IN

Yesterday

Principal Engineer

Nab · 15 Tran Bach Dang An Khanh Ward, Vietnam

Yesterday

Principal Engineer

Surbanajurong · SJ Campus, Singapore

Yesterday

Principal Engineer

Abb · Bangalore, Karnataka, India · Hybrid

Yesterday

Principal Engineer

RTX · IN-KA-BENGALURU-NORTHGATE ~ Sy No 2/2 Venkatala Village ~ SY NO 2/2 VENKATALA VILLAGE, Yelahanka Hobli, India · Hybrid

Yesterday

Principal Engineer

Bellese Technologies · United States · Remote

3 days ago

Principal Engineer

Weidmann Electrical Technology Inc (Wicor) · Remote

4 days ago

Principal Engineer

Wells Fargo · 141716-VA-Tysons Plaza Admin North and South, United States of America +3

4 days ago

Principal Engineer

Reagroup · Richmond, Melbourne VIC, Australia

4 days ago

Principal Engineer

Tebra · United States - Remote · Remote

4 days ago

Principal Engineer

NBCUniversal · New York, NEW YORK, United States · Hybrid

4 days ago

Principal Engineer

Accenture · Bengaluru, BDC10A, India +1 · Remote

5 days ago

Principal Engineer

NBCUniversal · New York, NEW YORK, United States · Hybrid

5 days ago

Principal Engineer

SGS · Madrid, MD, Spain · Hybrid

5 days ago

Principal Engineer

Maurice Blackburn Lawyers · Melbourne, Victoria, Australia · Hybrid

6 days ago

Principal Engineer

Vishay · San Jose, CA, United States of America +1 · Hybrid

6 days ago

Principal Engineer

Shipt · MN Minneapolis, United States of America +1 · Hybrid

6 days ago

Principal Engineer

Expleo Gb En · Bristol, ENG, GB +2

6 days ago

Principal Engineer

RTX · AU-SA-MAWSON LAKES-111 ~ 1-11 Technology Dr ~ BLDG 111, Australia · Hybrid

6 days ago

Principal Engineer

Twosixtechnologies · Remote, USA · Remote

6 days ago

Principal Engineer

Global Foundries · USA - Vermont - Essex Junction, United States of America

1 week ago

Principal Engineer

Slrconsulting · Bothell, United States of America

1 week ago

Principal Engineer

Wpp · Poland

1 week ago

Principal Engineer

RTX · IN-KA-BENGALURU-NORTHGATE ~ Sy No 2/2 Venkatala Village ~ SY NO 2/2 VENKATALA VILLAGE, Yelahanka Hobli, India · Hybrid

1 week ago

Principal Engineer

Wells Fargo · 141278-NC-CIC Customer Information Ctr, United States of America

1 week ago

Principal Engineer

Automationanywhere · IN Bengaluru, India · Onsite

1 week ago

Principal Engineer

TJX · APAC Home Office Hyderabad IN, India

1 week ago

Principal Engineer

Jurong Port · Singapore, SG

1 week ago
Principal Engineer - Digital Design at Microchiphr | Hiring.Camp