- Location
- San Jose, California, United States · Austin, TX · San Jose, CA
- Type
- Full-time
- Department
- Engineering
- Seniority
- Entry
- Education
- Master
Description
SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide. At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) — a chip built on a dataflow architecture rather than the traditional GPU model. Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications. RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value.
About the Team
The Design Verification team verifies the RDU, SambaNova's chip for AI workloads. We build SystemVerilog and UVM environments for chip-level control and initialization, including sequencing, state transitions, clocking, and recovery, and work with architects, RTL designers, and firmware engineers.
About the Role
As a new grad Design Verification Engineer, you'll write testbenches, tests, checkers, and coverage in SystemVerilog and UVM for RDU features. You'll run regressions, debug simulation failures, and work with RTL designers to find and fix bugs before tape-out.
Responsibilities
- Write and execute verification plans for chip-level control and initialization features
- Build SystemVerilog and UVM testbench components, including sequences, checkers, assertions, and functional coverage
- Write directed and constrained-random tests to find corner cases
- Debug simulation and regression failures with RTL designers
- Analyze functional and code coverage and close coverage gaps
Required Qualifications
- B.S. in Electrical Engineering, Computer Engineering, Computer Science, or related field
- Coursework or project experience in digital design and computer architecture
- Experience with SystemVerilog or Verilog
- Scripting experience in Python, Perl, TCL, or shell
- Experience with UVM
- Familiarity with constrained-random verification, functional coverage, and assertions
- Familiarity with clock domain crossing concepts
Preferred Qualifications
- M.S. in Electrical Engineering, Computer Engineering, Computer Science, or related field
- Experience using AI tools such as Claude for verification development and debug
- Internship experience in design verification
Base Salary Range:
Submission Guidelines
Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified.
EEO Policy
SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.
Benefits Summary for US-Based, Full-Time Employment Positions
SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.