Hiring.Camp

ASIC/FPGA Design Engineer 1A

Ciena

·

Yesterday

Location
India-Gurgaon-TRIL Tower 4
Type
Full-time
Department
Engineering
Source
Workday

Description

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact.

Ciena develops networking technologies that help deliver secure and scalable connectivity. This role contributes to FPGA and digital logic development for Ethernet, optical, and processor peripheral applications through design, verification, simulation, and laboratory validation activities.

How you will make an impact:

  • Design FPGA digital logic for new features and incremental enhancements within existing IP or FPGA blocks.
  • Perform block-level verification and simulations for FPGA designs.
  • Utilize AMD Vivado or Altera Quartus tools during FPGA development activities.
  • Validate implemented logic in laboratory environments.
  • Qualify FPGA functionality across thermal operating environments.
  • Develop digital logic using Verilog and SystemVerilog.
  • Apply TCL scripts or PERL scripts within development workflows.

The must haves:

  • Application of digital logic design concepts.
  • Utilization of Verilog/SystemVerilog for basic logic design.
  • Utilization of AMD Vivado or Altera Quartus FPGA development tools.
  • Application of block-level verification and simulation techniques.
  • Utilization of TCL scripts or PERL scripts.
  • Ability to work collaboratively within a team environment.
  • Ability to learn and apply new concepts to FPGA designs in Ethernet, optical, and processor peripheral logic domains.

Nice to haves:

  • Knowledge of writing timing constraints.
  • Knowledge of timing closure.

#LI-MP2


At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard.  Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Skills

Perl

Similar Jobs

14

ASIC/FPGA Design Engineer

Ciena · India- Gurgaon- Unitech- Plot 14

2 days ago

ASIC/FPGA Design Engineer

Intel · MYS - Penang, Malaysia · Hybrid, Onsite

6 months ago

ASIC/FPGA Design Engineer

Intel · MYS - Penang, Malaysia · Hybrid, Onsite

6 months ago

Senior ASIC/FPGA Design Engineer

RTX · US-TX-MCKINNEY-513WD ~ 2501 W University Dr ~ WING D BLDG, United States of America · Onsite

2 weeks ago

Associate ASIC/FPGA Design or Verification Engineer

Boeing · USA - El Segundo, CA, United States of America +2

1 month ago

Associate ASIC/FPGA Design or Verification Engineer

Boeing · USA - El Segundo, CA, United States of America +2

1 month ago

FPGA/ASIC Design Engineer (Silicon Engineering)

Spacex · Redmond, WA +2

2 months ago

Advanced ASIC FPGA Design Engineer for Crypto and Cross Domain Solutions

Gdms · Scottsdale, AZ, US

2 months ago

Sr Electrical Engineer – Design Verification - FPGA/ASIC (Onsite)

RTX · US-IA-CEDAR RAPIDS-121 ~ 350 Collins Rd NE ~ BLDG 121, United States of America · Onsite

3 months ago

Associate ASIC and/or FPGA Design and Verification Engineer

Boeing · USA - El Segundo, CA, United States of America +2

5 months ago

Associate ASIC and/or FPGA Design and Verification Engineer

Boeing · USA - El Segundo, CA, United States of America +2

5 months ago

Principal Engineer - FPGA/ASIC Design

Rollsroyce · Remote, Hybrid, Onsite

7 months ago

ASIC Engineering Digital Design Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 12-16 Years | Pune)

Cisco · IND-PUNE, India · Onsite

2 months ago

ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 8-12 Years | Pune)

Cisco · IND-PUNE, India · Onsite

2 months ago