Hiring.Camp

Principal Product Engineer

Cadence Design

·

Jun 15, 2026

Salary
$137k – $254k
Location
SAN JOSE 10, United States of America
Type
Full-time
Department
Engineering
Seniority
Lead
Source
Workday

Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Seeking a highly motivated engineer who can drive improvement to Cadence’s synthesis and place & route products from a design perspective. The position provides an excellent opportunity to work closely with the R&D team to define the roadmap of the products.

Job responsibilities:

  • Perform Product Engineering work for Genus Synthesis Solution (Genus), a logic synthesis software used for synthesizing a design described in a high-level language into logic gates, to achieve best-in-class Power, Performance & Area (PPA) for latest digital ASICs
  • Understand the internal flow within the Genus for newly developed features and verify the correctness and perform experiments to determine an optimal solution
  • Solve new and challenging problems in physical aware synthesis space with the goal to bridge the gap between logic synthesis and place and route
  • Support the field engineers in Cadence Design Systems, Inc. and its customers in using Genus. In addition, interface between R&D and customer as the first line of support for the R&D and the customers
  • Provide support to verify the interoperability of Genus with other digital logic software tools within Cadence Design Systems, Inc. to provide seamless flows
  • Understand the future requirements of the software by interfacing with the internal and external customers of Genus and document the Product Requirement Specifications (PRS) for newly developed features using the standard documentation software

 

 

Preferred Qualifications:

  • Requires a MS in Electrical Engineering or ECE with focus on VLSI with two or more years of relevant industrial experience
  • Experience in design and EDA with an emphasis on Cadence tools of Synthesis, Physical Design & timing closure at 20nm or below nodes
  • Prior Designer, Product Engineering or Application Engineering experience in digital implementation, especially synthesis
  • Understand industry challenges in digital implementation & sign off domain with exposure to 28nm & below foundry process nodes
  • Industry experience with EDA tools in the IC digital implementation flow, preferably on Genus and Innovus
  • Experience in Logic Design and Synthesis, Formal Verification, Low Power design, Physical Design and Timing Closure for block level and top level designs
  • Automation skills using Perl, Tcl and shell scripting essential
  • Knowledge of HDL – Verilog or System Verilog is preferred
  • Must have logic design and timing closure skills
  • Strong analysis skills required to debug complex timing closure, logical and physical design problems. Ability to perform root-cause analysis to suggest solutions to customers and provide feedback to R&D
  • Proven track record and experience working in a fast paced environment

The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Skills

Perl

Similar Jobs

30

Principal Product Engineer

Renesas Electronics · Bayan Lepas, Malaysia · Onsite

2 days ago

Principal Product Engineer

Cadence Design · SHANGHAI 07, China · Onsite

3 days ago

Principal Product Engineer

Tilt (f.k.a. Delphia) · Remote

2 weeks ago

Product Developer, Principal

Epicorsoftware · US, Lehi, United States of America +3 · Hybrid

3 weeks ago

Principal Product Engineer

Cadence Design · HSINCHU 05, Taiwan

3 weeks ago

Principal Product Engineer

Coherent · Perai, Penang, Malaysia, MY

3 weeks ago

Principal Product Engineer

Tripadvisor · London +2

3 weeks ago

Principal Product Engineer

Cadence Design · BANGALORE 05, India

1 month ago

Principal Product Engineer

Microchip · Taiwan - Development Center (Hsinchu) +1

1 month ago

Principal Product Engineer

Microchiphr · Taiwan - Development Center (Hsinchu) +1

1 month ago

Principal Product Engineer

Hewlett Packard Enterprise (HP) · Taipei, Taipei City, Taiwan · Onsite

2 months ago

Principal Product Engineer

Hewlett Packard Enterprise (HP) · Taipei, Taipei City, Taiwan · Onsite

2 months ago

Principal Product Engineer

Hewlett Packard Enterprise (HP) · Taipei, Taipei City, Taiwan · Onsite

2 months ago

Principal Product Engineer

Marvell · US-CA - Santa Clara, United States of America

2 months ago

Principal Product Engineer

Graphcore · Bristol, UK

2 months ago

Principal Product Engineer

Ouryahoo · US - United States of America

3 months ago

Principal Product Engineer

Hiive · Vancouver, BC (HQ) +2 · Hybrid

3 months ago

Principal Product Engineer

Cadence Design · BANGALORE 05, India

6 months ago

Principal Product Engineer

Cadence Design · NOIDA 02, India

9 months ago

Principal Product Engineer

Cadence Design · SHANGHAI 07, China · Onsite

10 months ago

Principal Product Engineer

Cadence Design · BANGALORE 05, India

11 months ago

Principal Product Engineer

Cadence Design · SHANGHAI 07, China

1+ year ago

Principal Product Engineer

Cadence Design · BANGALORE 05, India

1+ year ago

Principal Product Engineer

Cadence Design · SHANGHAI 07, China

1+ year ago

Senior Principal Software Engineer - Integrated Product Team Lead (Onsite)

RTX · US-AL-HUNTSVILLE-401 ~ 401 Jan Davis Dr NW ~ JAN DAVIS 401, United States of America +1 · Onsite

Yesterday

Principal Product Engineer – Virtuoso Backend Flows

Cadence Design · SAN JOSE 06, United States of America

Yesterday

Principal/Sr. Principal Product Supportability & Reliability Engineer

Northrop Grumman · Rolling Meadows, IL,US, US · Onsite

Yesterday

Principal Product Software Engineer

Disney · USA - NY - 7 Hudson Square, United States of America · Onsite

Yesterday

Principal Engineer - Product Group Engineering Modernisation & AI Adoption

Usbank · Loughlinstown, Ireland +1

Yesterday

SMTS/MTS/Principal Engineer - Product Quality Assurance (ID1)

Micron Technology · Boise, ID,US, US

2 days ago
Principal Product Engineer at Cadence Design • $137k – $254k | Hiring.Camp