Hiring.Camp

Principal Engineer, Subsystem CoE Emulation

Marvell

·

4 days ago

Location
IN - Bangalore, India
Type
Full-time
Department
Engineering
Seniority
Lead
Experience
5+ years
Education
PhD
Source
Workday

Description

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

The Custom Compute and Storage (CCS) Business Unit collaborates with strategic customers
to develop advanced SoCs—from architecture through production.
The Emulation Center of Excellence (CoE) plays a critical role in:
• Delivering scalable emulation infrastructure
• Enabling pre-silicon validation
• Driving software readiness and post-silicon success
In this role, you will lead and contribute to emulation of key subsystems including:
• Boot and Security
• High-speed interfaces: PCIe, CXL, Ethernet
• Memory subsystems: DDR, HBM
• Low-speed peripherals: SPI, I2C, UART
• USB 3.0

What You Can Expect

Strong experience in SoC emulation, validation, and debug

Expertise in one or more domains:

o Boot flow and system initialization

o Security architecture and validation

o High-speed protocols: PCIe, CXL, Ethernet

o Memory interfaces: DDR, HBM

o Peripheral interfaces: SPI, I2C, UART, USB 3.0

Deep understanding of SoC architecture, interconnects, and system-level integration

Hands-on experience with emulation platforms (Palladium, ZeBu, Veloce)

Strong debugging skills across HW/SW boundary

Proficiency in scripting: Python, Perl, Tcl, Shell

Proven ability to lead cross-functional efforts and drive execution

What We're Looking For

• Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience.
• Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.

What You Can Expect

Lead the development of complex SoC emulation models, including design

integration, environment setup, compilation, and debug across industry-leading platforms

(e.g., Veloce, ZeBu, Palladium).

Drive emulation bring-up activities, including clock/reset sequencing, firmware boot,

and system validation using pre-silicon hardware models.

Create and execute emulation test plans to support verification, performance

analysis, software development, and system validation needs across multiple teams.

Collaborate closely with RTL design, verification, and firmware teams to define

requirements, develop accurate hardware models, and ensure seamless integration into

the emulation environment.

Debug complex SoC and subsystem issues across RTL, firmware, emulation

platforms, and toolchain interactions.

Optimize emulation performance, including model partitioning, timing, and runtime

efficiency.

Automate flows and improve productivity through scripting (Python, Perl, Tcl, shell)

and tooling enhancements.

Interface with EDA vendors (Synopsys, Cadence, Siemens) to evaluate tool

capabilities, resolve technical issues, and drive feature improvements.

Define and execute emulation strategy for complex SoCs across multiple subsystems

(Boot, Security, PCIe, CXL, DDR, HBM, USB, Ethernet, and peripherals)

Develop and drive subsystem-level and full-chip emulation test plans

Enable pre-silicon validation of firmware, boot flows, and security features

Collaborate with cross-functional teams to bring up and debug:o PCIe / CXL link and protocol issues

o DDR / HBM initialization and performance validation

o Ethernet and USB 3.0 integration

o Low-speed peripheral functionality (SPI, I2C, UART)

Enable firmware and software teams by providing stable and scalable emulation

environments

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-RV1

Skills

PythonPerl

Similar Jobs

30

Principal Engineer - Subsystem CoE Emulation

Marvell · IN - Bangalore, India

1 month ago

Senior Principal Engineer, Subsystem CoE Emulation

Marvell · IN - Bangalore, India

2 months ago

Principal Engineer - Subsystem CoE Emulation

Marvell · IN - Bangalore, India

2 months ago

Sr Principal Subsystem Engineer

RTX · US-AZ-TUCSON-M02 ~ 1151 E Hermans Rd ~ BLDG M02, United States of America · Onsite

6 months ago

Principal or Sr. Principal Engineer Electrical - Subsystem Wiring Design

Northrop Grumman · B188 Melbourne - B590 - 1990 W. Nasa Blvd - 3rd Floor, United States of America

1 week ago

Principal or Sr. Principal Engineer Electrical - Subsystem Wiring Design

Northrop Grumman · Melbourne, FL,US, US

1 week ago

Mission Planning Subsystem (MPS) Engineer - Principal or Sr. Principal Electronics Engineer

Northrop Grumman · Melbourne, FL,US, US

1 week ago

Mission Planning Subsystem (MPS) Engineer - Principal or Sr. Principal Electronics Engineer

Northrop Grumman · FLME223, United States of America

1 week ago

Senior Principal GPS Subsystem Engineer

RTX · US-AZ-TUCSON-M02 ~ 1151 E Hermans Rd ~ BLDG M02, United States of America · Onsite

1 month ago

Principal GPS Subsystem Engineer

RTX · US-AZ-TUCSON-M02 ~ 1151 E Hermans Rd ~ BLDG M02, United States of America · Onsite

1 month ago

HBM Memory Subsystem Architect – Principal Engineer

Micron · Richardson, TX, United States of America +1 · Remote

5 months ago

Principal/Sr. Principal Engineer Receiver Exciter Subsystem I&T

Northrop Grumman · MDLI03, United States of America

2 weeks ago

Principal/Sr. Principal Engineer Receiver Exciter Subsystem I&T

Northrop Grumman · Baltimore, MD,US, US

2 weeks ago

Principal Mechanical Engineer / Sr. Principal Mechanical Engineer (Instrumentation Subsystem Design)

Northrop Grumman · Melbourne, FL,US, US

3 weeks ago

Principal Mechanical Engineer / Sr. Principal Mechanical Engineer (Instrumentation Subsystem Design)

Northrop Grumman · FLME226, United States of America

3 weeks ago

Principal Electrical Engineer / Senior Principal Electrical Engineer (Instrumentation Subsystem Design)

Northrop Grumman · FLME226, United States of America

3 months ago

Principal Engineer, Body Control Subsystem Integration – Compliance & Regulations

General Motors · GM Global Technical Center - Cole Engineering Center Podium, United States of America +1 · Hybrid

4 months ago

Principal Engineer, Body Control Subsystem Architect

General Motors · GM Global Technical Center - Cole Engineering Center Podium, United States of America +1 · Hybrid

4 months ago

Principal Design Verification Engineer – CPU Subsystem Power Management

Sifive · Austin, TX, United States of America +1

Yesterday

Principal/Sr. Principal Electrical Subsystem Wiring Design Engineer

Northrop Grumman · FLME229, United States of America

1 week ago

Principal/Sr. Principal Electrical Subsystem Wiring Design Engineer

Northrop Grumman · Melbourne, FL,US, US

1 week ago

Principal/Sr. Principal Engineer Digital Receiver Exciter Subsystem I&T

Northrop Grumman · Baltimore, MD,US, US

1 week ago

Principal/Sr. Principal Engineer Digital Receiver Exciter Subsystem I&T

Northrop Grumman · MDLI03, United States of America

1 week ago

Principal Engineer, Digital Design (IO Subsystem)

onsemi · Allen, TX, United States, US

1 month ago

Principal/Sr. Principal Digital-RF Hardware Subsystem I&T Engineer

Northrop Grumman · Baltimore, MD,US, US

6 days ago

Principal/Sr. Principal Digital-RF Hardware Subsystem I&T Engineer

Northrop Grumman · MDLI03, United States of America

6 days ago

Principal Design Verification Engineer – High Performance CPU Subsystem

Sifive · Austin, TX, United States of America +1

2 months ago

Principal/Sr. Principal RF Hardware Subsystem Integration and Test Engineer (Evergreen)

Northrop Grumman · United States-Maryland-Baltimore

5 months ago

Principal/Sr. Principal RF Hardware Subsystem Integration and Test Engineer (Evergreen)

Northrop Grumman · MDLI04, United States of America

5 months ago

Principal Subsystems Engineer

Northrop Grumman · CASDRB02, United States of America · Hybrid, Onsite

1 month ago