Hiring.Camp

Principal Design Engineer (Virtual Solution)

Cadence Design

·

Jun 11, 2026

Location
SHANGHAI 07, China
Workplace
Hybrid
Type
Full-time
Department
Engineering
Seniority
Lead
Source
Workday

Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Key Responsibilities

  • Design and develop system-level AVIP solutions for emulation/prototyping platforms (Palladium, Protium)
  • Build and integrate Accelerated Verification IP environments for complex SoC and subsystem validation
  • Develop end-to-end verification flows including:
    • AVIP integration
    • Testbench and system modeling
    • Bare-metal / driver-level validation
  • Architect scalable solutions for multi-protocol system validation across multiple clock domains
  • Optimize solutions for performance, scalability, and emulation efficiency
  • Develop custom test cases, tools, and automation to enable advanced use models (embedded / co-emulation / hybrid flows)
  • Work closely with cross-functional teams (PE, AE, customers) to debug and resolve system-level issues
  • Contribute to next-generation AVIP methodology evolution, including integration with AI/ML-based verification flows
  • Support customer enablement, including bring-up, debug, and solution deployment

Required Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field with 5-10 years’ experience
  • Strong expertise in high-speed protocols such as:
    • PCIe, CXL, AMBA, UCIe, Ethernet (at least one)
  • Strong RTL design experience (SystemVerilog / Verilog)
  • Strong C/C++ development experience for modeling, testbench, or system integration
  • Solid understanding of:
    • System-level verification methodologies
    • Emulation / acceleration flows
  • Hands-on experience with Palladium / Protium / FPGA / emulation platforms is strongly preferred
  • Good debugging skills for complex system integration issues

Preferred Qualifications

  • Experience developing or using AVIP (Accelerated VIP) solutions
  • Experience with end-to-end system validation flows (simulation → emulation → prototyping)
  • Knowledge of UVM and verification frameworks
  • Knowledge of Qemu/Gem5 or other system emulation projects
  • Experience with multi-language environments (SV + C/C++ + Python)
  • Familiarity with Emulation/Prototyping flows
  • Exposure to AI/ML techniques applied to verification or tooling
  • Strong problem-solving skills and ability to work independently

Soft Skills

  • Excellent English communication skills (both verbal and written) are required
  • Strong learning capability and adaptability to new technologies
  • Ability to collaborate across global teams
  • Proactive mindset in problem solving and customer engagement

We’re doing work that matters. Help us solve what others can’t.

Skills

PythonPrototyping

Similar Jobs

30

Principal Design Engineer

Airbus·Wichita, KS +1

3d ago

Principal Design Engineer

Cadence Design·AUSTIN 03, US

4d ago

Principal Design Engineer

Cadence Design·AUSTIN 03, US

4d ago

Principal Design Engineer

Cadence Design·SAN JOSE 08, US +1

1w ago

Principal Engineer - Design

Microchip·India - Bangalore

1w ago

Principal Engineer - Design

Microchiphr·India - Bangalore

1w ago

Principal Design Engineer

Cadence Design·GALWAY 01, Ireland

1w ago

Principal Design Engineer

Leagueinc·Canada·Remote

2w ago

Principal Design Engineer

Medline Careers·CORP - Eagan, MN ADC·Hybrid

3w ago

Principal Design Engineer

Bakerhughes·US-TX-HOUSTON - 6760 Concord Park, US

3w ago

Principal Design Engineer

Cadence Design·AUSTIN 03, US

3w ago

Principal Design Engineer

Nexperia·Dallas, US

3w ago

Principal Design Engineer

Cadence Design·HYDERABAD 04, India

1mo ago

Principal Engineer- Design

onsemi·San Jose, CA

1mo ago

Principal Design Engineer

Cadence Design·CORK 01, Ireland +1

1mo ago

Principal Engineer Design

Infineon·Bengaluru, KA

1mo ago

Principal Engineer Design

Infineon·Bengaluru, KA +1

1mo ago

Principal Design Engineer

Cadence Design·CORK 01, Ireland

1mo ago

Principal Engineer - Design

Microchip·Canada - Burnaby

1mo ago

Principal Engineer -Design

Microchip·Canada - Saskatoon

1mo ago

Principal Engineer - Design

Microchiphr·Canada - Burnaby

1mo ago

Principal Engineer -Design

Microchiphr·Canada - Saskatoon

1mo ago

Principal Engineer Design

Infineon·Bengaluru, KA

2mo ago

Principal Engineer - Design

Microchip·CA - Roseville, US

2mo ago

Principal Engineer - Design

Microchiphr·CA - Roseville, US

2mo ago

Principal Design Engineer

Coherent·Fremont, CA·Onsite

2mo ago

Principal Design Engineer

Micron Technology·San Jose, CA

2mo ago

Principal Design Engineer

Micron·San Jose, CA

2mo ago

Principal Design Engineer

RTX·GB-WLV-WOLVERHAMPTON-001 ~ Wobaston Rd ~ HS MARSTON AERO, UK·Onsite

3mo ago

Principal Engineer Design

Infineon·Bengaluru, KA

3mo ago
Principal Design Engineer (Virtual Solution) at Cadence Design | Hiring.Camp