Hiring.Camp

ASIC Design Verification Engineer | UVM | Exp 8+ Years

Cisco

·

May 14, 2026

Location
IND-BANGALORE, India
Workplace
Onsite
Type
Full-time
Department
Engineering
Education
Master
Source
Workday

Description

Define, design and verify ASIC and ASIC subsystems to be deployed in a range of Cisco platforms. Contribute to a multi-disciplined engineering team to meet the power, performance, and area goals for products. Design, document, and develop ASIC subsystems for release in high volume and quality. Help define the process, methods, and tools for design and implementation of complex developments.

You will contribute to developing Cisco’s product solutions by crafting industry-leading sophisticated chips, with full exposure to all aspects of our systems and applications, including silicon, hardware, software, telemetry, and security.

Specific responsibilities include:
* Architect block, cluster and top-level DV environment infrastructure.
* Develop DV infrastructure from scratch.
* Maintain and improve existing DV environments.
* Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus.
* Ensure complete verification coverage through implementation and review of code and functional coverage.
* Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist.
* Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance.
* Support testing of design in emulation.
* Lead all aspects of and manage the ASIC bring-up process.

Minimum Qualifications
* Bachelor’s Degree with 7+ years of relevant ASIC design verification experience.
* Masters Degree with 5+ years of relevant ASIC design verification experience.
* Proficient in ASIC verification using UVM/System Verilog.
* Proficient in verifying sophisticated blocks, clusters and top level for ASIC.
* Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes.
* Scripting experience with Perl and/or Python.

Preferred Qualifications
* Experience with Forwarding logic/Parsers/P4.
* Experience with Veloce/Palladium/Zebu/HAPS.
* Formal verification (iev/vc formal) knowledge.
* Demonstrated ability on one or more protocols (PCIe, Ethernet, RDMA, TCP).

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Skills

PythonPerl

Similar Jobs

30

Senior ASIC Design Verification Engineer

Cisco · USA-SAN JOSE, United States of America · Onsite

3 days ago

ASIC Design Verification Engineer

Qualcomm · Santa Clara, CA,US, US

4 days ago

Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm · Markham, ON,CA, CA

1 week ago

ASIC Design Verification Engineer

Micron Technology · Minneapolis, MN,US, US

2 weeks ago

ASIC Design Verification Engineer

Micron · Minneapolis, MN, United States of America

2 weeks ago

ASIC Design Verification Engineer – Hod HaSharon

Qualcomm · Haifa, Haifa District,IL, IL

3 weeks ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex · Austin, TX +1

3 weeks ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex · Irvine, CA +1

3 weeks ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex · Palo Alto, CA

3 weeks ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex · Redmond, WA +1

3 weeks ago

Senior ASIC Design Verification Engineer

K2Spacecorporation · Seattle, WA +1

1 month ago

Principal ASIC Design Verification Engineer

K2Spacecorporation · Seattle, WA +1

1 month ago

ASIC Design Verification Engineer (Santa Clara, CA)

Qualcomm · Santa Clara, CA,US, US

1 month ago

Principal ASIC Design Verification Engineer

K2Spacecorporation · United States - Remote · Remote

1 month ago

ASIC Design Verification Engineer, Technical Leader

Cisco · USA-SAN JOSE, United States of America · Onsite

1 month ago

Senior ASIC Design Verification Engineer

K2Spacecorporation · United States - Remote · Remote

1 month ago

ASIC Design Verification Engineer

Broadcom · USA-CA Irvine Alton Parkway Bldg 2, United States of America +2 · onsite

1 month ago

Senior ASIC Design Verification Engineer - Terawave

Blueorigin · TX - Remote, United States of America +3 · Remote

1 month ago

Principal ASIC Design Verification Engineer - Terawave

Blueorigin · TX - Remote, United States of America +3 · Remote

1 month ago

Staff Engineer, ASIC Design Verification

Micron · Hyderabad - Phoenix Aquila, India

2 months ago

Staff Engineer, ASIC Design Verification

Micron Technology · Hyderabad, TS,IN, IN

2 months ago

ASIC Design Verification Technical Leader - Acacia (hybrid)

Cisco · USA-AUSTIN, United States of America +1 · Hybrid

2 months ago

ASIC Design Verification Engineering Technical Leader

Cisco · USA-SAN JOSE, United States of America · Onsite

2 months ago

Senior ASIC Design Verification Engineer

Nvidia · Santa Clara, CA,US, US · Remote, Onsite

2 months ago

Senior ASIC Design Verification Engineer

Nvidia · US, CA, Santa Clara, United States of America · Remote, Onsite

2 months ago

Staff ASIC Design Verification Engineer - Display

Qualcomm · Markham, ON,CA, CA

2 months ago

Senior FPGA/ASIC Design /Verification Engineer (Onsite)

RTX · US-IA-CEDAR RAPIDS-193 ~ 1120 Collins Rd NE ~ BLDG193, United States of America · Hybrid

3 months ago

ASIC Design Verification Engineer

Positron · Remote (United States) · Remote

3 months ago

ASIC Design Verification Engineer - 5 years to 13Years - Bangalore

Cisco · IND-BANGALORE, India · Onsite

3 months ago

Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU

Nvidia · US, CA, Santa Clara, United States of America

3 months ago
ASIC Design Verification Engineer | UVM | Exp 8+ Years at Cisco | Hiring.Camp