Hiring.Camp

Senior Physical Design Engineer

Broadcom

·

Today

Apply
Location
USA-CA San Jose Innovation Drive, United States of America
Type
Full-time
Department
Engineering
Seniority
Senior
Education
Master
Closing date
Today
Source
Workday

Description

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:


Who We Are — Physical Design Team in APD

Broadcom’s ASIC Products Division (APD) is the global leader in custom high-performance silicon solutions. We partner with the world’s most innovative technology companies—spanning hyper-scale cloud providers, AI pioneers, and tier-1 networking infrastructure leaders—to co-design and manufacture complex, custom ASICs that power the modern digital backbone.


The Physical Design team within APD is the world-class execution engine behind the industry's most advanced custom silicon. We push the limits of silicon technology by combining deep architectural expertise, advanced IP, cutting edge physical design methodologies in 3nm/2nm nodes, and advanced 2.5D/3D chiplet integration to solve the most demanding compute and bandwidth challenges.We transform ultra-complex architectures into fully realized, high-yielding, first-pass silicon success.


Broadcom is searching for an Senior Physical Design Engineer to join the ASIC Products Division. This position involves working with the latest technology to continue driving next generation Artificial Intelligence and  PCIe Switch Products. More specifically, this position will require in-depth knowledge and expertise in all Physical Design aspects of taking RTL to silicon tape-out.


Key Responsibilities

Full-Flow Implementation: Lead block-level and top-level implementation from floorplanning to GDSII stream-out using Cadence Innovus

Advanced Node Execution: Drive floorplanning, placement, CTS, routing, and timing/power optimization on advanced technology nodes (5nm, 3nm, 2nm) using multi-patterning and complex metal stacks.

Timing & Power Closure: Perform multi-corner multi-mode (MCMM) static timing analysis (STA), signal integrity (SI) optimization, and power grid optimization (static/dynamic IR-drop, EM) for signoff using PrimeTime, Voltus, or RedHawk.

Qualifications & Requirements

Education: B.S. or M.S. degree in Electrical Engineering, Computer Engineering, or a related technical field.

Experience: 8+ years of hands-on physical design experience successfully taping out complex high-frequency, ultra-large-scale networking or AI ASICs.

Deep Sub-Micron Expertise: Direct experience executing tapeouts in TSMC advanced nodes (N7, N5, N3) or equivalent foundry processes.

EDA Tool Mastery: High proficiency in major physical design tool flows:

P&R: Cadence Innovus

Timing/STA: Synopsys PrimeTime or Cadence Tempus

Extraction & IR/EM: StarRC / QRC, RedHawk

DRC/LVS: Siemens Calibre

Automation Skills: Advanced TCL, Python, and Unix shell scripting for flow automation and database manipulation.

Communication: Excellent technical leadership, problem-solving, and cross-functional communication skills.

Preferred Qualifications

Strong background in high-speed clock network implementation (H-tree, mesh, low-power CTS).

Experience with power-aware implementation flows (UPF/CPF, multi-voltage domains, clock/power gating).


Compensation and Benefits


The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Skills

Python

Similar Jobs

30

Senior Director, Physical Design

Altera·India

1d ago

HW SOC/ASIC Physical Design Engineer, Senior/Staff (US Citizenship Required)

Qualcomm·San Diego, California·Onsite

1d ago

Senior Engineer - Physical Design

Sifive·Bengaluru, Karnataka

1d ago

Senior Physical Design CAD

Cisco·Israel +1·Hybrid

1d ago

Senior Staff Engineer, Physical Design

Renesas Electronics·Bengaluru, Karnataka·Onsite

5d ago

Sr. Physical Design Engineer, Annapurna Labs

Amazon Company

5d ago

Senior Applied Scientist, Superconducting Digital and Cryogenic Control Electronics,Center for Quantum Computing, Physical Design and Simulation, Enabling Technologies

Amazon Company

6d ago

Sr. Manager, Physical Design Engineering, Annapurna Labs

Amazon Company

6d ago

Sr. Physical Design Engineer, Annapurna Labs

Amazon Company

6d ago

Sr. Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning

Amazon Company

6d ago

Sr. Manager, Physical Design Engineering, Annapurna Labs

Amazon Company

6d ago

Sr. Physical Security Engineer, Data Center Design Engineering

Amazon Company

6d ago

Physical Design and Signoff, Sr. Principal AE

Cadence Design·US

6d ago

Senior Staff Manager, Physical Design

Marvell·Hsinchu, Taiwan

1w ago

Senior Substation Engineer - Physical Design

Stanleygroup·Austin, Texas·Hybrid

1w ago

NPU Physical Design Engineer (Lead/Staff/Sr Staff)

Qualcomm·Bengaluru, Karnataka

1w ago

Senior ASIC Physical Design Engineer

Niobium

1w ago

Senior Technical Lead - CPU Physical Design

Intel·ECO3 - ECO3 - Ecospace Campus 2A, India

1w ago

Senior CAD Engineer – Physical Design Signoff

Intel·ECO3 - ECO3 - Ecospace Campus 2A, India·Remote, Hybrid, Onsite

1w ago

Senior Technical Lead - CPU Physical Design

Intel·ECO3 - ECO3 - Ecospace Campus 2A, India

1w ago

Senior CAD Engineer – Physical Design Signoff

Intel·ECO3 - ECO3 - Ecospace Campus 2A, India·Remote, Hybrid, Onsite

1w ago

Senior GPU Physical Design Engineer

Intel·Hillsboro, Oregon +2

2w ago

Senior GPU Physical Design Engineer

Intel·Hillsboro, Oregon +2

2w ago

Senior Customer Support Engineer, Physical Design

Sifive·Bengaluru, Karnataka

2w ago

Senior DTCO Engineer, CPU Physical Design

Nvidia·Austin, Texas +3

2w ago

Senior DTCO Engineer, CPU Physical Design

Nvidia·Austin, Texas +3

2w ago

E-core Senior CPU Physical Design Engineer

Intel·MYS - Penang, Malaysia

2w ago

E-core Senior CPU Physical Design Engineer

Intel·MYS - Penang, Malaysia

2w ago

E-core Senior CPU Physical Design Engineer

Intel·MYS - Penang, Malaysia

2w ago

E-core Senior CPU Physical Design Engineer

Intel·MYS - Penang, Malaysia

2w ago