Hiring.Camp

Analog Design Intern, MS - Summer 2027

Marvell

·

Yesterday

Location
US-CA - Santa Clara, United States of America · Burlington, VT
Type
Internship
Department
Design
Seniority
Internship
Education
PhD
Source
Workday

Description

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

The Central Engineering Test Chip Development team provides hardware validation for custom SRAM, logic, I/O, and security circuits across Marvell business units in advanced semiconductor technology nodes. The team designs and develops test chips, establishes laboratory infrastructures for silicon characterization and measurement collection, and partners with custom circuit design teams to conduct detailed circuit analysis that verifies silicon performance and functionality.

What You Can Expect

Job Responsibilities

•    Design and verify test chip experiments using Verilog simulation.
•    Develop, generate, simulate, and debug Verilog-based test patterns for hardware validation of test chip experiments.
•    Develop and maintain laboratory environments that support hardware debug, diagnostics, characterization, and measurement data collection.
•    Create software tools and automation scripts (Perl, Python, and Tcl) for design support, hardware characterization, laboratory measurements, data processing, and results analysis.
•    Analyze, summarize, document, and present characterization and validation results to engineering teams and stakeholders.

What We're Looking For

  • MS Currently enrolled in a Master’s Degree in MSEE, MSCE, or a related field with an expected graduation date of Fall 2027 – Summer 2028.
  • Strong understanding of digital logic circuits, memory architectures, I/O circuits, and semiconductor device physics.

  • Proven experience in design and development, supported by excellent verbal and written communication skills.

  • Proficiency in Linux/Unix environments, with strong programming and scripting skills in Perl and Python.

  • Demonstrated ability to work effectively in cross-functional, multidisciplinary teams to solve complex technical challenges.

Expected Base Pay Range (USD)

38 - 76, $ per hour.

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

This role is eligible to participate in Marvell's bonus and equity plans, including a new hire equity grant and annual equity refreshers, ensuring you are rewarded for your contributions and remain invested in the company's long-term success.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays. Additional compensation may be available for intern PhD candidates. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TT1

Skills

PythonPerlLinux

Similar Jobs

18

Analog Design Intern

Marvell · AR - Cordoba, Argentina

3 months ago

Ph.D. Intern - Analog, Mixed Signal & Circuit Design

Marvell · US-CA - Santa Clara, United States of America +2

Yesterday

Analog and Power Design Electrical Engineering Intern (Summer 2027)

RTX · US-MA-MARLBOROUGH-MA3 ~ 1001 Boston Post Rd ~ BLDG 3, United States of America · Onsite

2 days ago

Intern - Analog Design Engineer

Renesas Electronics · Seongnam-si, Gyeonggi-do, Korea, republic of

1 week ago

Analog Design Engineer Intern

Analogdevices · US, MA, Wilmington, United States of America +1

2 weeks ago

Analog Design Engineer Intern - Master's Thesis

Allegromicro · Milan, Italy

1 month ago

Internship / Master Thesis Opportunity – Analog & RFIC Design for Sub-THz Communication Systems

Job Listings · Eindhoven, Netherlands

1 month ago

2027 Intern - Analog Design Engineer

Job Listings · Suzhou, China

2 months ago

2027 Intern - Analog Design Engineer

Job Listings · Suzhou, China

2 months ago

Internship – Analog Design & System/modeling

KandouAI · Saint-Sulpice, Switzerland

2 months ago

Analog Layout Design Engineer (Intern)

Altera · Penang 15, Penang, Malaysia

2 months ago

Analog Design Intern - Master's Degree (Quarter Schools / Fall 2026 Start Dates)

Marvell · US-CA - Westlake Village, United States of America

3 months ago

Analog/Mixed-Signal IC Design Co-Op/Intern (Summer 2026) / Stage/Co-Op en Conception de CI Analogiques/Signal Mixte (Été 2026)

Cadence plays · MOUNT-ROYAL 01 (MONTREAL), Canada

5 months ago

Analog/Mixed-Signal IC Design Co-Op/Intern (Summer 2026) / Stage/Co-Op en Conception de CI Analogiques/Signal Mixte (Été 2026)

Cadence Design · MOUNT-ROYAL 01 (MONTREAL), Canada

5 months ago

Analog and Mixed-Signal IC Design Engineer Intern

Neuralink · Fremont, California, United States

6 months ago

Analog IC Design Intern - Master's Degree

Marvell · TW - Hsinchu, Taiwan

7 months ago

Internship - Analog Mixed-Signal Design

Infineon

7 months ago

Analog/Mixed-Signal IC Design Engineering Intern

Omni Design Technologies · Milpitas +2 · Hybrid

1+ year ago