Hiring.Camp

Senior ASIC Design Verification Engineer

Nvidia

·

May 20, 2026

Location
Santa Clara, CA,US, US
Workplace
Remote, Onsite
Type
Full-time
Department
Engineering
Seniority
Senior
Source
Eightfold

Description

NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world's leading GPUs and SoCs. This position offers you an outstanding opportunity to influence performance of the next generation GPU and SoC, allowing you to have real impact in a multifaceted, technology-focused company with product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence!

We have crafted a team of highly motivated people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.

What you will be doing:

  • Work as part of Circuit Solutions Group to develop various innovative IPs for hardware security, clocking, voltage regulation and silicon correlation.
  • Own the unit and sub-system level verification of various IPs, create functional test plans, and verify using advanced verification tools, flows and methodologies.
  • Build and reform world class verification infrastructure and methodologies to meet the unique demands of custom designed IPs.
  • Engage in design specification development by participating in discussions on architecture, intent, and implementation of the various IPs.
  • Enable system level integration by working with partner teams for test development & debug and delivering Verification IPs.
  • Play a key role in development and deployment of agentic AI frameworks for DV workflows such as stimulus generation, regression triage, debug, root cost analysis etc...

What we need to see:

  • BSEE (or equivalent experience) with 5+ years' experience in unit level or sub-system level verification or MS preferred in Electrical, Computer Engineering with 3+ years’ experience in unit level or sub-system level verification.
  • Proficiency in Object Oriented Programming, Verilog, System Verilog, UVM, SVA and functional coverage development.
  • Strong skills with VCS or equivalent simulation tools like Questa is required.
  • Strong debugging and analytical skills are required.
  • Have a continuous improvement mentality and passionate about delivering bug-free first silicon.

Ways to stand out from the crowd:

  • Proficiency in developing and implementing agentic AI workflows using LLMs, Skills and industry standard agentic frameworks.
  • Strong knowledge or work experience in custom designed IPs solutions with good understanding of behavioral real number modeling of low level digital or mixed signal designs.
  • Strong knowledge or work experience in co-simulation environments such as VCS-XA or equivalent tools, Gate Level Simulation or Formal Equivalence domains.
  • Strong interpersonal skills and ability to work with on-site and remote teams.
  • Proficiency in scripting language, such as, Perl, Tcl, Make files and automation methods/algorithms a certain plus.

With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the technology world’s most desirable employers. We welcome you join our team with some of the most hard-working people in the world working together to promote rapid growth. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until May 24, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Skills

Perl

Similar Jobs

30

ASIC/FPGA Design Verification Engineer, Senior Staff

Qualcomm · Ottawa, ON,CA, CA

Yesterday

Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU

Nvidia · US, CA, Santa Clara, United States of America +4 · Remote

2 days ago

Senior ASIC Design Verification Infrastructure and Tools Engineer – GPU

Nvidia · Santa Clara, CA,US, US +4 · Remote

2 days ago

Senior ASIC Design Engineer

Cisco · USA-SAN JOSE, United States of America · Onsite

2 days ago

Senior ASIC Design Engineer

Atomcomputing · Boulder, CO +1 · Hybrid

3 days ago

Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team - Annapurna Labs

Amazon

3 days ago

Sr ASIC Design Verification Engineer - Display

Qualcomm · Markham, ON,CA, CA

4 days ago

Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

Nvidia · Santa Clara, CA,US, US +1

5 days ago

Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING

Global Foundries · USA - California - Santa Clara, United States of America

5 days ago

Senior ASIC Physical Design Engineer, Cache Coherent Interconnects

Nvidia · US, CA, Santa Clara, United States of America +1

5 days ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP) · Sunnyvale, California, United States of America · Onsite

1 week ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP) · Sunnyvale, California, United States of America · Onsite

1 week ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP) · Sunnyvale, California, United States of America · Onsite

1 week ago

Senior ASIC Design Verification Engineer

Cisco · USA-SAN JOSE, United States of America · Onsite

1 week ago

Senior Principal ASIC Design Engineer

Asteralabs · Germany (Onsite) +1 · Onsite

1 week ago

Senior ASIC Design Engineer – Clocks IP

Nvidia · Santa Clara, CA,US, US +1

1 week ago

Senior ASIC Design Engineer – Clocks IP

Nvidia · US, CA, Santa Clara, United States of America +1

1 week ago

Senior Engineer, Physical Design Engineering (ASIC)

Analogdevices · US, NJ, Somerset, United States of America +1

2 weeks ago

Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm · Markham, ON,CA, CA

2 weeks ago

Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm · Markham, ON,CA, CA

2 weeks ago

Senior ASIC Design Engineer

HP · Vancouver, WA,US, US

2 weeks ago

Senior ASIC Design Engineer

Hp · WAV01 - Vancouver, Washington, US, United States of America

2 weeks ago

Senior ASIC Design Engineer

Hp · WAV01 - Vancouver, Washington, US, United States of America

2 weeks ago

Senior ASIC/FPGA Design Engineer

RTX · US-TX-MCKINNEY-513WD ~ 2501 W University Dr ~ WING D BLDG, United States of America · Onsite

2 weeks ago

Senior ASIC Digital Design Engineer

Gdms · Annapolis Junction, MD, US +4 · Remote

2 weeks ago

Senior Digital ASIC Design Engineer

Bnl · Upton, NY, United States of America

3 weeks ago

Senior ASIC Physical Design Engineer, Netlisting

Nvidia · Santa Clara, CA,US, US +1

3 weeks ago

Senior ASIC Physical Design Engineer, Netlisting

Nvidia · US, CA, Santa Clara, United States of America +1

3 weeks ago

ASIC Senior Principal Engineer : Design Veirifcation

Hewlett Packard Enterprise (HP) · Bengaluru, Karnātaka, India · Onsite

3 weeks ago

ASIC Senior Principal Engineer : Design Veirifcation

Hewlett Packard Enterprise (HP) · Bengaluru, Karnātaka, India · Onsite

3 weeks ago