Hiring.Camp

DFT Design Engineer

Intel

·

Sep 1, 2026

Apply
Location
IND - Bangalore, India
Workplace
Hybrid, Onsite
Type
Full-time
Department
Engineering
Education
Bachelor
Source
Workday

Description

Job Details:

Job Description: 

  • Strong knowledge and experience in Spyglass DFT, Scan Architecture (SSN Topology), ATPG and various fault models.
  • Hands on skills to implement JTAG, Memory BIST and Memory Repair (BIRA/BISR) circuitry using industry standard tools.
  • Hands on experience in DFT verification using Gate Level Simulations with timing annotations.
  • Hands on experience in solving DFT problems, simulation failures, ATPG coverage improvements and DRC debug.
  • Good understanding of timing constraints and DFT mode timing analysis.
  • Proficiency in RTL coding, shell scripting.
  • Experience working with post-Silicon/manufacturing teams on ATE, including debugging and resolving issues.

Qualifications:

B.E/B.Tech/M.E/M.Tech in Electrical/Electronics/Communication Engineering with 2+ years of DFT experience.

          

Job Type:

Intel Contract Employee

Shift:

Shift 1 (India)

Primary Location: 

India, Bangalore

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Skills

Compliance

Similar Jobs

29

DFT Design Engineer

Altera·Jerusalem, Israel

6d ago

DFT Design Engineer

Intel·IND - Bangalore, India·Hybrid, Onsite

1mo ago

DFT Design Engineer

Cadence Design·US

4mo ago

DFT Engineer / GPU Logic Design Engineer

Intel·SRR4 - SRR4 - Sarjapur 4, India·Hybrid

Today

Digital Design Engineer, DFT

Analogdevices·Philippines

6d ago

Senior DFT Design Engineer

Altera·San Jose, California

6d ago

Digital Design Engineer, DFT

Analogdevices·Dallas, Texas

2w ago

Design for Test (DFT) Engineer, Senior

Positron·US·Remote

2w ago

Junior DfT Design Engineer - MCU

Job Listings·Catania, Sicily

3w ago

Sr. DFT Design Engineer, AWS Machine Learning Acceleration

Amazon

4w ago

Senior DFT Logic Design Engineer

Intel·Hillsboro, Oregon +2

1mo ago

Senior DFT Logic Design Engineer

Intel·Hillsboro, Oregon +2

1mo ago

Design-for-Test (DFT) Engineer — ASIC Backend – (Associate, Experienced, or Lead)

Boeing·New York City, New York +1·Onsite

1mo ago

Design-for-Test (DFT) Engineer — ASIC Backend – (Associate, Experienced, or Lead)

Boeing·New York City, New York +1·Onsite

1mo ago

DFT Design Engineer, Machine Learning Acceleration

Amazon

1mo ago

Principal Digital Engineer (DFT Design)

Renesas Electronics·Bengaluru, Karnataka·Hybrid

1mo ago

New College Grad - Engineer - HBM Design for Test (DFT)

Micron Technology·Richardson, Texas

1mo ago

New College Grad - Engineer - HBM Design for Test (DFT)

Micron·Richardson, Texas

1mo ago

Principal Digital Engineer (DFT Design)

Renesas Electronics·Chandler, Arizona·Hybrid

2mo ago

Senior Engineer - HBM Design for Test (DFT)

Micron Technology·Richardson, Texas

2mo ago

Senior Engineer - HBM Design for Test (DFT)

Micron·Richardson, Texas

2mo ago

Staff Engineer, Silicon & Data Automation Systems (Design, DFT, Diagnostics, Yield)

Qualcomm·Bengaluru, Karnataka

3mo ago

Staff DFT Design Engineer, HBM

Micron Technology·Richardson, Texas

7mo ago

Staff DFT Design Engineer, HBM

Micron·Richardson, Texas

7mo ago

DFT (Design For Test) Engineer

Etched·San Jose, California

7mo ago

Staff DFT Design Engineer

Monolithicpower·Barcelona, Catalonia·Onsite

8mo ago

Senior DFT Design Engineer

Nvidia

9mo ago

Silicon Design-for-Test (DFT) Engineer

Matx·Mountain View or Remote·Hybrid, Remote

1y+ ago

Principal DFT Design Engineer

Cadence Design·India

1y+ ago