Hiring.Camp

Design For Test Enginineer IV

Arrow

·

1 week ago

Salary
$112k – $171k
Location
US-CA-San Jose, California, United States of America
Type
Full-time
Department
Design
Education
Bachelor
Source
Workday

Description

Position:

Design For Test Enginineer IV


Job Description:

Principal Accountabilities * Responsible for scan insertion, JTAG, ATPG DRC and coverage analysis, Simulation debug with timing/ SDF. * Ensure successful delivery of DFT deliverables to customers from technical aspects * Debug and find root cause the problem in simulation failures * Work cross sites with design team to define and implement. * Collaborate to enhance best practices of the DFT in team in terms of new methodology, new technology, tools and related aspects. * Functioning with clients, technical teams for securing & executing concurrent objectives. * Envisioning usage of new technology and tailoring its usage for achieving desired results * Support in mapping business requirements, designing customized solutions with strong analytical skills & capability to analyze business practices and define optimal procedures Job Complexity ● Requires in-depth knowledge and experience ● Solves complex problems; takes a new perspective using existing solutions ● Works independently; receives minimal guidance ● Acts as a resource for colleagues with less experience ● Represents the level at which career may stabilize for many years or even until retirement ● Uses best practices and knowledge of internal or external business issues to improve products/services or processes ● Typically resolves complex problems or problems where precedent may not exist ● Often leads the work of project teams; may formally train junior staff ● Works independently Experience / Education Typically requires a minimum of 8 years of related experience with a 4 year degree; or 6 years and an advanced degree; or equivalent experience.

Annual Hiring Range/Hourly Rate:

$112,200.00 - $170,500.00

Actual compensation offer to candidate may vary from posted hiring range based upon geographic location, work experience, education, and/or skill level. The pay ratio between base pay and target incentive (if applicable) will be finalized at offer. 


Location:

US-CA-San Jose, California (eInfochips)


 


Time Type:

Full time


Job Category:

Engineering Services

EEO Statement:

Arrow is an equal opportunity employer. All applicants will be considered for employment without attention to race, color, religion, gender, age, sexual orientation, gender identity, national origin, veteran or disability status. (Arrow EEO/AAP policy)


All Arrow job postings are for existing job vacancies. We anticipate this requisition will be open for a minimum of five days, though it may be open for a longer period of time. We encourage your prompt application.

In any materials you submit, you may redact or remove age-identifying information such as age, date of birth, or dates of school attendance or graduation. You will not be penalized for redacting or removing this information.

Similar Jobs

28

Design For Test Intern, MS - Summer 2027

Marvell · US-CA - Santa Clara, United States of America

Yesterday

Working Student - Digital Design-for-Test (f/m/div)

Infineon · Munich, BY,DE, DE

3 days ago

Design-for-Test (DFT) Engineer — ASIC Backend – (Associate, Experienced, or Lead)

Boeing · USA - El Segundo, CA, United States of America +1 · Onsite

1 week ago

Design-for-Test (DFT) Engineer — ASIC Backend – (Associate, Experienced, or Lead)

Boeing · USA - El Segundo, CA, United States of America +1 · Onsite

1 week ago

Design for Test Intern, BS - Summer 2027

Marvell · US-NC - Morrisville, United States of America +3

2 weeks ago

Design for Test Intern, BS - Summer 2027

Marvell · US-NC - Morrisville, United States of America +3

2 weeks ago

New College Grad - Engineer - HBM Design for Test (DFT)

Micron Technology · Richardson, TX,US, US

4 weeks ago

New College Grad - Engineer - HBM Design for Test (DFT)

Micron · Richardson, TX, United States of America

4 weeks ago

NVIDIA 2027 Internships: Hardware Design for Test (DFT)

Nvidia · Santa Clara, CA,US, US

1 month ago

NVIDIA 2027 Internships: Hardware Design for Test (DFT)

Nvidia · US, CA, Santa Clara, United States of America

1 month ago

Senior Engineer - HBM Design for Test (DFT)

Micron Technology · Richardson, TX,US, US

1 month ago

Senior Engineer - HBM Design for Test (DFT)

Micron · Richardson, TX, United States of America

1 month ago

Principal Engineer - Design for Test

Microchip · India - Bangalore

1 month ago

Principal Engineer - Design for Test

Microchiphr · India - Bangalore

1 month ago

Design For Test Engineer III (IC)

Arrow · US-CA-San Jose, California, United States of America · Onsite

1 month ago

Design for Test (DFT) Engineer, Principal

Positron · Remote (United States) · Remote

2 months ago

Staff/Principal Engineer - HBM Design for Test (DFT)

Micron Technology · Richardson, TX,US, US

2 months ago

Staff/Principal Engineer - HBM Design for Test (DFT)

Micron · Richardson, TX, United States of America

2 months ago

Design For Test Engineer (DFT) - Cork, Ireland

Qualcomm · Cork, CO,IE, IE

2 months ago

Senior/Staff Design for Test Engineer

OLIX · Bristol · Onsite

4 months ago

Design for Test Engineer (m/f/d)

Aktuelle Jobs Elmos · Dortmund · Hybrid

5 months ago

Design For Test Engineer IV (IC)

Arrow · US-CA-San Jose, California, United States of America · Onsite

5 months ago

DFT (Design For Test) Engineer

Etched · San Jose

6 months ago

Senior Design-for-Test Engineer, ATPG

Nvidia

7 months ago

Silicon Design-for-Test (DFT) Engineer

Matx · Mountain View, CA

1+ year ago

Laboratory Engineer for Semiconductor Test & PCB Design

Semron · Dresden, Sachsen

4 months ago

Internship: Electronics Design & Testing for Space Hardware (m/f/d)

Deltavision · München, Bayern

3 days ago

Internship: Design, development and testing assistance for cryogenic eMotors (m/f/d)

Deltavision

6 months ago