Hiring.Camp

Senior Asic Design - Cisco Silicon One

Cisco

·

Dec 15, 2025

Apply
Location
ISR-CAESAREA, Israel
Workplace
Hybrid
Type
Full-time
Department
Design
Seniority
Senior
Education
Master
Source
Workday

Description

Meet the Team
Join the Cisco Silicon One Front-End Design team, at the core of Cisco’s silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation.
We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what’s possible.
Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco’s future routing portfolio and shaping the Internet for decades to come.

Your Impact

  • Write and review micro-architecture specifications
  • Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements
  • Contribute to full chip integration, timing methodology, and analysis
  • Collaborate with verification engineers to resolve bugs and achieve coverage closure
  • Work with the physical design team to close timing and PnR issues
  • Support design methodology evolution and best practices
  • Perform debug, root-cause analysis, and post-silicon validation in the lab


Minimum Qualifications

  • B.Sc./M.Sc. in Electrical Engineering from a top university
  • RTL design experience
  • Familiarity with UVM and functional verification methodologies


Preferred Qualifications

  • Experience with MATLAB simulations and bit-exact modeling environments
  • Familiarity with mixed-signal systems and environments
  • Knowledge and hands-on experience with Clock Domain Crossing (CDC)
     

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Skills

MATLAB

Similar Jobs

30

ASIC Design Verification Engineer (Security Group) - Sr Staff

Qualcomm·Santa Clara, California

3d ago

Senior Analog ASIC Design Engineer  

Ranovus·Nürnberg, Bavaria

4d ago

Senior ASIC Design Verification Engineer

Cisco·US·Onsite

5d ago

Senior ASIC Research Engineer – Front-end Digital Design

USC is·Arlington, Virginia

5d ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Remote, Hybrid

6d ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Remote, Hybrid

6d ago

Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise (HP)·Bloomington, Minnesota +2·Remote, Hybrid

6d ago

Senior Engineer, ASIC Digital Design (System IP Verification)

Global Foundries·TWN - T'ai-wan - Hsinchu, Taiwan

1w ago

Senior Engineer-ASIC Design Verification

Micron Technology·Hyderabad, Telangana

1w ago

Senior Engineer-ASIC Design Verification

Micron·Hyderabad, Telangana

1w ago

Senior ASIC Design Engineer

Nvidia·Santa Clara, California·Hybrid, Onsite

1w ago

Senior ASIC Physical Design Engineer

Niobium

1w ago

Sr ASIC Design Verification Engineer, Low Power AI

Qualcomm·Markham, Ontario

1w ago

Senior ASIC Design Engineer - Memory Subsystem

Nvidia·Santa Clara, California

1w ago

Senior ASIC Design Engineer - Memory Subsystem

Nvidia·Santa Clara, California

1w ago

Sr. ASIC Design Engineer (Silicon Engineering)

Spacex·Austin, Texas +3

2w ago

Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin +1·Hybrid

2w ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

2w ago

Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin +1·Hybrid

2w ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

2w ago

Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise (HP)·Chippewa Falls, Wisconsin +1·Hybrid

2w ago

Sr. ASIC Design Engineer

Hewlett Packard Enterprise (HP)·Roseville, California·Hybrid

2w ago

Senior ASIC Design Engineer - XBAR IP

Nvidia·Bengaluru, Karnataka·Hybrid

2w ago

Senior ASIC Design Engineer - XBAR IP

Nvidia·Bengaluru, Karnataka·Hybrid

2w ago

Sr. ASIC Design Engineer (Silicon Engineering)

Spacex·Austin, Texas +2

3w ago

Sr. ASIC Design Engineer (Silicon Engineering)

Spacex·Austin, Texas +2

3w ago

Sr. ASIC Design Engineer (Silicon Engineering)

Spacex·Austin, Texas +2

3w ago

ASIC Design Engineer, Senior

Positron·Toronto, Ontario +1·Remote

3w ago

Sr. Staff CAD- ASIC Design Verification Agentic Workflow

Marvell·Canada

4w ago

Senior ASIC Design Engineer, GPU Core Pipeline IP

Nvidia·Bengaluru, Karnataka

4w ago