Hiring.Camp

ASIC Design Engineering - Multiple function

Qualcomm

·

Yesterday

Location
Hsinchu, Hsinchu City,TW, TW · Taipei City,TW, TW
Type
Full-time
Department
Engineering
Experience
2+ years
Education
PhD
Source
Eightfold

Description

##

Company:

Qualcomm Semiconductor Limited

## Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.

Preferred Qualifications:

  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 6+ years of ASIC design, verification, validation, integration, or related work experience.
  • 2+ years of experience with architecture and design tools.
  • 2+ years of experience with scripting tools and programming languages.
  • 2+ years of experience with design verification methods.
  • 1+ year of work experience in a role requiring interaction with senior leadership (e.g., Director level and above).

Principal Duties & Responsibilities:

  • Leverages advanced ASIC knowledge and experience to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power products.
  • Creates advanced architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.
  • Collaborates across functional teams (e.g., software architecture, hardware architecture, product management, program management teams) to develop and execute an implementation strategy that meets system requirements and customer needs.
  • Evaluates all aspects of complex process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow.
  • Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable advanced architecture and design of multiple complex blocks/SoC or IC Packages.
  • Writes and reviews detailed technical documentation for complex EDA/IP/ASIC projects.

Level of Responsibility:

  • Works independently with minimal supervision.
  • Provides supervision/guidance to other team members.
  • Decision-making is significant in nature and affects work beyond immediate work group.
  • Requires verbal and written communication skills to convey complex information. May require negotiation, influence, tact, etc.
  • Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).
  • Tasks do not have defined steps; planning, problem-solving, and prioritization must occur to complete the tasks effectively.

Minimum Qualifications:

  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.

OR

Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.

OR

PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [email protected] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.

Skills

Program ManagementNegotiation

Similar Jobs

24

Senior Engineer, Physical Design Engineering (ASIC)

Analogdevices · US, NJ, Somerset, United States of America +1

3 weeks ago

Senior Manager, ASIC Design Engineering

"Cornelis Networks, Inc."

1 month ago

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)

Cisco · IND-PUNE, India · Onsite

3 months ago

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 years| Pune)

Cisco · IND-PUNE, India · Onsite

3 months ago

Manager, ASIC Design Engineering (Starshield Satellite Engineering)

Spacex · Hawthorne, CA +1

3 months ago

ASIC Design Engineering Technical Leader

Cisco · ISR-CAESAREA, Israel · Hybrid

6 months ago

Senior ASIC Physical Design Engineering Technical Lead

Cisco · USA-SAN JOSE, United States of America +2 · Hybrid

6 days ago

ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 10+ years

Cisco · IND-BANGALORE, India · Onsite

1 month ago

ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 10+ years

Cisco · IND-BANGALORE, India · Onsite

1 month ago

Senior ASIC Physical Design Engineering Technical Lead

Cisco · USA-SAN JOSE, United States of America +2 · Hybrid

2 months ago

ASIC Engineering Digital Design Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 12-16 Years | Pune)

Cisco · IND-PUNE, India · Onsite

3 months ago

ASIC Engineering Analog Design Leader:ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 10+ years

Cisco · IND-BANGALORE, India · Onsite

3 months ago

Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING

Global Foundries · USA - California - Santa Clara, United States of America

2 weeks ago

PMTS ASIC Digital Design IP ENGINEERING

Global Foundries · USA - California - Santa Clara, United States of America

2 weeks ago

FPGA/ASIC Design Engineer (Silicon Engineering)

Spacex · Redmond, WA +2

3 months ago

ASIC Engineering Technical Leader | Design Verification | Verilog, System Verilog, UVM, Testbench | Exp- 12+ Years

Cisco · IND-BANGALORE, India · Onsite

3 months ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex · Austin, TX +1

1 month ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex · Irvine, CA +1

1 month ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex · Palo Alto, CA

1 month ago

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex · Redmond, WA +1

1 month ago

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Spacex · Austin, TX +3

3 months ago

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Spacex · Irvine, CA +3

3 months ago

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)

Spacex · Sunnyvale, CA +3

3 months ago

ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 8-12 Years | Pune)

Cisco · IND-PUNE, India · Onsite

3 months ago