Hiring.Camp

Design Verification Lead – Peripheral IP Group (UVM) - Haifa, Israel

Qualcomm

·

Feb 5, 2026

Location
Haifa, Haifa District,IL, IL
Type
Full-time
Department
Design
Seniority
Lead
Experience
7+ years
Education
PhD
Source
Eightfold

Description

Define verification strategy, test plan, and coverage goals for complex peripheral IP and subsystem blocks Architect, develop, and maintain UVM‑based constrained‑random verification environments Lead day‑to‑day activities of a small DV team: task planning, code and testplan reviews, mentoring, and technical guidance Drive debug of complex issues across RTL, testbench, and system level, working closely with design, emulation and validation teams Analyze and close functional and code coverage, drive quality metrics to tape‑out criteria Contribute to methodology and flow improvements across the Peripheral DV team BSc/MSc in Electrical/Computer Engineering or related field At least 7 years of hands‑on verification experience using UVM and SystemVerilog Strong background in digital design and SoC/IP architecture Prior experience leading or mentoring engineers or Demonstrated ability and motivation to lead a small DV team (e.g., ownership of major IP, driving cross‑functional efforts) Experience with high‑speed peripherals (e.g., USB, PCIe, Display, SerDes, or similar I/O IP) Knowledge of low‑power, reset, and clock‑domain interactions at IP/SoC level Familiarity with regression management, metrics, and sign‑off criteria Experience working with global, cross‑site teams Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience. OR Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. References to a particular number of years experience are for indicative purposes only. Applications from candidates with equivalent experience will be considered, provided that the candidate can demonstrate an ability to fulfill the principal duties of the role and possesses the required competencies.

Skills

GoR.NETSalesforceiOS

Similar Jobs

30

Design Verification Lead

Innophaseiot · Bangalore, India

1+ year ago

Lead Design Verification Engineer

Altera · Penang 15, Penang, Malaysia +1

3 days ago

Sr. Principal Digital Design Verification Lead

Northrop Grumman · San Diego, CA,US, US

1 week ago

Sr. Principal Digital Design Verification Lead

Northrop Grumman · CASDRB08, United States of America

1 week ago

Design Verification Lead – Peripheral IP Group (UVM) - Haifa, Israel

Qualcomm · Haifa, Haifa District,IL, IL

2 weeks ago

Technical Lead Design Verification Engineer

Asteralabs · San Jose, CA +1 · Hybrid

1 month ago

Senior / Lead Design Verification Engineer (Formal & Simulation)

Sifive · Ahmedabad, India · Hybrid

2 months ago

Lead Design Verification Engineer

Altera · Regus, Madhapur, India +2

2 months ago

Principal Design Verification Lead

Cisco · USA-CARLSBAD, United States of America +1 · Onsite

3 months ago

CPU Design Verification Lead/Engineer

Intel · ECO3 - ECO3 - Ecospace Campus 2A, India

3 months ago

CPU Design Verification Lead/Engineer

Intel · ECO3 - ECO3 - Ecospace Campus 2A, India

3 months ago

Technical Lead, Design Verification

Marvell · US-CA - Santa Clara, United States of America

3 months ago

Technical Lead Design Verification Engineer

Asteralabs · San Jose, California, United States · Hybrid

3 months ago

SoC Design Verification Lead

Altera · Bengaluru, Karnataka, India +1

4 months ago

SMMU Senior Lead Design Verification Engineer

Qualcomm · Bengaluru, KA,IN, IN · Remote

4 months ago

Lead Design Verification Engineer

Job Listings · Pune, India · Remote

4 months ago

Lead Design Verification Engineer

Intel · USA - CA - Santa Clara, United States of America · Hybrid

4 months ago

Lead Design Verification Engineer

Intel · USA - CA - Santa Clara, United States of America · Hybrid

4 months ago

Design Verification Lead Engineer

Cadence Design · AUSTIN 03, United States of America

6 months ago

Technical Lead- Design Verification

Arrow · Bangalore, India +5

6 months ago

Lead Design Verification Engineer - Coherency and Cache Controller Verification

Global Foundries · IND - Karnataka - Bengaluru - North, India

8 months ago

Design Verification Lead, AI Hardware

Tenstorrent · Toronto, Ontario, Canada +1 · Hybrid

1+ year ago

Digital Design Verification Lead

Nebula Microsystems · Richardson, Dallas/Texas

1+ year ago

Infra Design Verification Sr Lead Engineer

Qualcomm · Bengaluru, KA,IN, IN

2 weeks ago

Infra Design Verification Sr Lead Engineer

Qualcomm · Bengaluru, KA,IN, IN

2 weeks ago

Principal Mixed Signal Design Verification, Team Lead

Allegromicro · Musselburgh, East Lothian, UK, United Kingdom

2 weeks ago

Lead Engineer - Design Verification ( Low Power / UPF)

Silabs · Hyderabad, India

1 month ago

LPASS Design Verification Sr Lead Engineer

Qualcomm · Bengaluru, KA,IN, IN

1 month ago

Design Verification Engineering Lead - Silicon One

Cisco · USA-SAN JOSE, United States of America · Onsite

1 month ago

DSP / NPU Design Verification Sr Lead Engineer

Qualcomm · Bengaluru, KA,IN, IN

1 month ago