Hiring.Camp

Senior RTL Design Engineer

Cisco

·

Nov 13, 2025

Apply
Location
ARM-YEREVAN, Armenia
Workplace
Hybrid
Type
Full-time
Department
Engineering
Seniority
Senior
Source
Workday

Description

This is a hybrid role with four days per week at Cisco’s Yerevan office.

Meet the Team

Join the Silicon One Team at Cisco in Armenia, a group at the forefront of developing Cisco's groundbreaking silicon architecture. We are a collaborative unit focused on pushing the boundaries of ASIC design for advanced process nodes. As part of our team, you will contribute to defining innovative Physical Design methodologies and creating robust flows essential for developing our complex chips. You will also have the opportunity to work firsthand with the Physical Design of intricate chip partitions.

Your Impact

This role offers a unique chance to shape the future of networking innovation within Cisco Silicon One. As a key technical leader, you will drive next-generation silicon architecture development, guide your team in delivering solutions that power advanced global networks, and lead collaboration across multiple teams. You will mentor engineers and influence physical design strategies that set new industry standards. Your expertise will be critical to the successful delivery and continuous improvement of Cisco’s most advanced silicon solutions.

  • Taking part in all aspects of digital design, from micro-architecture to RTL design and qualification.

  • Sub-system/SoC integration and verification.

  • Review/enhancement of RTL codes.

  • Improve flows and methodologies to streamline IP/SoC development and integration.

  • Work closely with the verification team for complex debugs to resolve verification failures.

  • Close interaction with the physical design team to reach better physical design QoR.


Minimum Qualifications

  • 6+ years of industry experience in ASIC digital design.

  • Proficient in Verilog/System Verilog coding.

  • Experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification).

  • Experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories.

  • Ability to write scripts using Python, Tcl, Make.


Preferred Qualifications

  • Familiarity with power optimization techniques, power intent (UPF), power estimation.

  • Familiarity with DFT/MBIST is a plus.

  • Good communication skills, self-motivated and well-organized.

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Skills

Python

Similar Jobs

30

SR RTL DESIGN

Micron·Boise, Idaho

6mo ago

CPU RTL Design- Sr Staff

Qualcomm·Bengaluru, Karnataka

1d ago

RTL Design - Sr Engineer

Qualcomm·Tennessee, US

3d ago

Senior RTL Design Engineer

Efficient Computer·Austin, Texas +1

1w ago

Senior Engineer, GPU RTL Design

Samsung·Texas, US +1·Onsite

2w ago

Senior FPGA / RTL Design Engineer - Signal Processing

motorolasolutions·Los Angeles, California·Hybrid, Onsite

2w ago

Senior FPGA / RTL Design Engineer - Signal Processing

Motorola Solutions·Los Angeles, California·Hybrid, Onsite

2w ago

Senior Digital IC Engineer — RTL Design & Verification

Visibl Semiconductors·Remote

3w ago

Senior Engineer - IC Design (RTL AMS)

Silicon Labs·Hyderabad, Telangana

4w ago

Senior Engineer, GPU RTL Design - Pixel Pipe

Samsung·US·Onsite

1mo ago

Senior CPU RTL Design Engineer

Intel·Phoenix, Arizona +1

1mo ago

Senior CPU RTL Design Engineer

Intel·Phoenix, Arizona +1

1mo ago

Senior Principal Engineer, Physical Design Methodology & RTL-to-GDS Architecture

Sifive·Bengaluru, Karnataka

1mo ago

GPU (RTL) Design - Sr Lead

Qualcomm·Bengaluru, Karnataka

2mo ago

Senior Staff RTL Design Engineer - Haifa or Hod HaSharon

Qualcomm·Haifa, Israel

2mo ago

GPU (RTL) Design - Sr Lead

Qualcomm·Bengaluru, Karnataka

2mo ago

Senior ASIC RTL Design Engineer

Arrow·Ahmedabad, Gujarat +2

2mo ago

Senior CPU RTL Design Engineer

Intel·Hillsboro, Oregon +1

2mo ago

Senior CPU RTL Design Engineer

Intel·Hillsboro, Oregon +1

2mo ago

RTL Design Engineer, Sr Lead

Qualcomm·Bengaluru, Karnataka

2mo ago

RTL Design Engineer, Sr Lead

Qualcomm·Bengaluru, Karnataka

2mo ago

CPU RTL Design Engineer (Senior/Staff) - Cambridge, UK

Qualcomm·Cambridge, England

2mo ago

Senior SOC Clocks RTL Design Engineer

Nvidia·Illinois, US

2mo ago

IP RTL Senior Design Engineer

Intel·SRR4 - SRR4 - Sarjapur 4, India

2mo ago

IP RTL Senior Design Engineer

Intel·SRR4 - SRR4 - Sarjapur 4, India

2mo ago

Sr Principal ASIC / RTL Design Engineer

onsemi·Brno, South Moravian

3mo ago

Sr Staff /Staff Engineer, RTL Design

Renesas Electronics·Noida, Uttar Pradesh

3mo ago

Senior/Staff Front-End Design Engineer (RTL Design - RiscV)

Bitdeer Technologies Group·Singapore

4mo ago

RTL Design - SrLead/Sr Staff

Qualcomm·Bengaluru, Karnataka

4mo ago

Senior RTL Engineer, Interconnect Design

Openai·San Francisco, California·Hybrid

4mo ago