Hiring.Camp

ASIC Engineer || Physical Design | Floor Planning | GSP & PD | Exp - 8 to 11 years

Cisco

·

4 days ago

Location
IND-BANGALORE, India · Hyderabad, India
Workplace
Hybrid
Type
Full-time
Department
Engineering
Experience
8+ years
Education
Bachelor
Source
Workday

Description

Meet the Team :


Come join us and be part of the Cisco SiliconOne team and take part in crafting Cisco's groundbreaking Enterprise and Service Provider solutions by crafting some of the most complex chips being developed in the industry with the opportunity to get full exposure to all aspects of the systems and applications we build (Silicon, Hardware, Software, telemetry, security, etc). Our group offers a rare combination of a startup culture with the benefits of working for the top tier networking company in the world!

Your Impact :


Our creative and talented Physical Design team in Bangalore, India. As a member of this team, you will be involved in creating next generation state-of-the-art networking chips in advanced process node. You will drive the backend process through the entire RTL 2 GDS Implementation flow including hierarchical floor planning, place & route, timing closure, power integrity, static timing verification, physical verification and equivalence checks, with special focus on performance & die size optimization.


Minimum Qualifications :

  • Bachelor's or a Master’s Degree in Electrical or Computer Engineering required with 8+ Years of exp

  • All aspects of ASIC Physical implementation including Floor planning, Clock and Power distribution, global signal planning, I/O planning and hard IP integration.

  • Hierarchical design implementation approach, Timing closure, physical convergence.

  • Work on Automation scripts within STA tools for Methodology development Excellent debugging skills in implementation issues and ability to produce creative solutions.Power Integrity Analysis.

  • STA setup, convergence methodology, reviews and sign-off for Multi-Mode and Multi-corner designs.

  • Experience with large designs (>100M gates) utilizing state of the art sub 16/14/7/5/3nm technologies.


Preferred Qualifications :

  • Analyzes current generation quality and efficiency gaps to identify proper incremental or evolutionary changes to the existing physical design related Tools, Flow and Methodology.

  • Good understanding of different CTS strategies and providing the feedback to Implementation Team.

  • As member of physical design team, drive methodologies and “best known methods” to streamline and automate physical design work.

  • Good at Timing ECO Implementation strategy development/convergence. Should have an experience in enabling the Tweaker/Primetime based ECO flows.

  • Evaluate multiple timing methodologies/tools on different designs and technology nodes.




 


Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 


Disclaimer

To ensure that we hire the best talent in the right way, we follow a strict hiring process and recently, Cisco has been made aware of fraudulent recruiters claiming to be from the company. Please be advised that any communication from Cisco about careers will:

  • be in direct response to an application you have submitted through the company career site
  • begin with screening or an interview
  • originate from a Cisco email address, and
  • be conducted across email, phone, or WebEx

 

Cisco will never make a job offer without conducting an interview process or ask you for money in any way. If you have been requested to apply for a role or have received an offer from a site other than https://careers.cisco.com or cisco.wd5.myworkday.com, do not provide any personal identifying information, including your Aadhaar or other personal identifying number, birth certificate, banking information, driver's license, or passport.


If you are the target of a recruiting scam, consider filing a report with your local law enforcement authorities. Cisco bears no responsibility, and cannot be held liable, for any claims, damages, expenses, or other inconvenience resulting from or in any way connected to recruiting scams.


Similar Jobs

30

ASIC Engineer

Cisco · CHE-THALWIL, Switzerland · Onsite

3 days ago

ASIC Engineer

Cisco · USA-SAN JOSE, United States of America · Onsite

2 weeks ago

ASIC Engineer

Cisco · USA-SAN JOSE, United States of America · Onsite

2 weeks ago

ASIC Engineer

Nvidia · Bengaluru, KA,IN, IN +1

1 month ago

ASIC Engineer

Nvidia · India, Bengaluru +1

1 month ago

ASIC Engineer

Cisco · TWN-HSIN-CHU, Taiwan · Hybrid

1 month ago

ASIC Engineer

Cisco · ISR-TEL AVIV-YAFO, Israel +1 · Hybrid

1 month ago

ASIC Engineer

Cisco · ISR-TEL AVIV-YAFO, Israel · Hybrid

1 month ago

ASIC Engineer

Cisco · ISR-TEL AVIV-YAFO, Israel +1 · Onsite

2 months ago

ASIC Engineer

Cisco · IND-PUNE, India · Onsite

2 months ago

ASIC Engineer

Cisco · USA-SAN JOSE, United States of America · Onsite

3 months ago

ASIC Design Engineer, Amazon Camera ASIC Team

Amazon

Today

ASIC Test Engineer, Amazon Leo

Amazon

Today

Staff ASIC Digital Engineer (SOC Verification, PCIe) with 8 to 12 years of experience

SanDisk · Bengaluru, KA, India

Yesterday

Senior Engineer II - Validation (ASIC)

Microchiphr · NJ - Basking Ridge, United States of America

3 days ago

Senior Engineer II - Validation (ASIC)

Microchip · NJ - Basking Ridge, United States of America

3 days ago

ASIC Test Engineer II (Full-Time) – United States

Cisco · USA-SAN JOSE, United States of America +2 · Hybrid

3 days ago

Layout ASIC Engineer

Cisco · IND-BANGALORE, India · Onsite

3 days ago

Experienced ASIC Analog Layout Engineer (m/f/d)

Aumovio · Regensburg, BY, Germany · Hybrid

3 days ago

Experienced ASIC Analog Design Engineer (m/f/d)

Aumovio · Regensburg, BY, Germany

3 days ago

ASIC Design Engineer – Clocks IP

Nvidia · US, CA, Santa Clara, United States of America +1

4 days ago

ASIC Design Engineer – Clocks IP

Nvidia · Santa Clara, CA,US, US +1

4 days ago

Senior ASIC Engineer - Post Silicon Validation

Cisco · USA-SAN JOSE, United States of America · Onsite

4 days ago

Sr. Mixed Signal ASIC Systems Engineer

SiTime · Ottawa, ON

4 days ago

ASIC Physical Design Engineer, Senior

Positron · Remote (United States) +1 · Remote

4 days ago

ASIC Design Automation Engineer

Broadcom · USA-Colorado-Fort Collins-4380 Ziegler Road, United States of America

5 days ago

ASIC Physical Design Engineer — Synthesis and Timing – (Associate or Experienced)

Boeing · USA - El Segundo, CA, United States of America · Onsite

5 days ago

Design-for-Test (DFT) Engineer — ASIC Backend – (Associate, Experienced, or Lead)

Boeing · USA - El Segundo, CA, United States of America +1 · Onsite

5 days ago

Foundational Software Project Engineer-FPGA/ASIC (Onsite) Active Secret

RTX · US-IA-CEDAR RAPIDS-108 ~ 400 Collins Rd NE ~ BLDG 108, United States of America · Onsite

5 days ago

Sr Principal Electrical Engineer - ASIC/FPGA (Onsite)

RTX · US-CA-EL SEGUNDO-E01 ~ 2000 E El Segundo Blvd ~ BLDG E01, United States of America · Onsite

5 days ago