Hiring.Camp

Logic Design Engineer

Cisco

·

Apr 26, 2026

Apply
Location
ISR-CAESAREA, Israel · Tel Aviv-Yafo, Israel
Workplace
Hybrid
Type
Full-time
Department
Engineering
Experience
6+ years
Education
Master
Source
Workday

Description

Job Description

Meet the Team
Join the Cisco Silicon One Front-End Design team, at the core of Cisco’s silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation.
We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what’s possible.
Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco’s future routing portfolio and shaping the Internet for decades to come.

Your Impact
· Write and review micro-architecture specifications
· Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements
· Contribute to full chip integration, timing methodology, and analysis
· Collaborate with verification engineers to resolve bugs and achieve coverage closure
· Work with the physical design team to close timing and PnR issues
· Support design methodology evolution and best practices
· Perform debug, root-cause analysis, and post-silicon validation in the lab

Minimum Qualifications
· B.Sc./M.Sc. in Electrical Engineering from a top university
· 6+ years of experience in a relevant field
· RTL design experience
· Familiarity with UVM and functional verification methodologies

Preferred Qualifications
· Experience with MATLAB simulations and bit-exact modeling environments
· Familiarity with mixed-signal systems and environments
· Knowledge and hands-on experience with Clock Domain Crossing (CDC)

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Skills

MATLAB

Similar Jobs

30

Logic Design Engineer

Intel·MYS - Penang, Malaysia·Onsite

1d ago

Logic Design Engineer

Intel·MYS - Penang, Malaysia·Onsite

1d ago

Logic Design Engineer

Paragon Energy Solutions·Fort Worth, Texas

1mo ago

Logic Design Engineer

Paragon Energy Solutions·Cranberry Township, Pennsylvania +3

1y+ ago

Staff Logic Design Engineer

Intel·MYS - Penang, Malaysia·Onsite

1d ago

Staff Logic Design Engineer

Intel·MYS - Penang, Malaysia·Onsite

1d ago

DFT Engineer / GPU Logic Design Engineer

Intel·SRR4 - SRR4 - Sarjapur 4, India·Hybrid

2d ago

DFT Engineer / GPU Logic Design Engineer

Intel·SRR4 - SRR4 - Sarjapur 4, India·Hybrid

2d ago

SoC Logic Design Engineer

Intel·CRI - Belen, Heredia

5d ago

Staff Logic Design Engineer

Intel·MYS - Penang, Malaysia

5d ago

Staff Logic Design Engineer

Intel·MYS - Penang, Malaysia

5d ago

GPU Senior Logic Design Engineer

Intel·SRR4 - SRR4 - Sarjapur 4, India

1w ago

GPU Senior Logic Design Engineer

Intel·SRR4 - SRR4 - Sarjapur 4, India

1w ago

Principal Logic Design Engineer

Asteralabs·Bengaluru, Karnataka +1

3w ago

GPU Logic Design Engineer

Intel·Folsom, California +1

3w ago

GPU Logic Design Engineer

Intel·Folsom, California +1

3w ago

IP Logic Design Engineer

Altera·Bengaluru, Karnataka

1mo ago

Principal Logic Design Engineer - UALink IP/Subsystem

Astera Labs·Bengaluru, Karnataka +1

1mo ago

Lead Logic Design - PCIE IP/Subsystem Engineer

Astera Labs·Bengaluru, Karnataka +1

1mo ago

Senior CPU Logic Design Engineer

Intel·ISR - Haifa, Israel

1mo ago

Senior CPU Logic Design Engineer

Intel·ISR - Haifa, Israel

1mo ago

Senior DFT Logic Design Engineer

Intel·Hillsboro, Oregon +2

1mo ago

Senior DFT Logic Design Engineer

Intel·Hillsboro, Oregon +2

1mo ago

Lead Logic Design for UALink IP/Subsystem Engineer

Asteralabs·Bengaluru, Karnataka +1

1mo ago

IP Logic Design Engineer

Solidigm·Rancho Cordova, California·Hybrid

1mo ago

3D Stacked DRAM-on-Logic Design Engineer

SK hynix America·San Jose, California·Onsite

3mo ago

AI/ML Logic Design Engineer-Senior

Qualcomm·Austin, Texas

3mo ago

Principal Engineer, Mixed Signal Logic Design Engineer

Intel·San Jose, California +1

3mo ago

IP Logic Design Engineer

Intel·Santa Clara, California +1

4mo ago

Mixed Signal Logic Design Engineer

Intel·MYS - Penang, Malaysia·Hybrid, Onsite

5mo ago