Hiring.Camp

Principal Engineer, Package Integration and Manufacturability

Nvidia

·

2 days ago

Apply
Location
Israel, Tel Aviv · Israel, Yokneam
Type
Full-time
Department
Engineering
Seniority
Lead
Experience
15+ years
Education
Master
Source
Workday

Description

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in an inclusive, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.


NVIDIA is a fast-growing world leader supporting the most powerful supercomputers worldwide. Our networking products lead the industry and connect thousands of GPUs. We make outstanding artificial intelligence possible through innovative networking and computing integration. We value our people and seek excellent individuals to join us! We are looking for an experienced packaging, technology and manufacturability expert to help us build the next generation of networking products. Our networking devices depend heavily on advanced packaging methods like chiplet integration, 2.5D interposers, and co-packaged optics. Packaging choices influence schedule, cost, and yield equally with the silicon. We are looking for a packaging and manufacturability lead who will own the package technical view across our chip programs. This role partners with the advanced technology group to push technology limits in future products. Joining an outstanding team, you will highlight package risks early, bring manufacturability into design choices before they are fixed, and find co-design approaches that improve module yield. Join us in making an impact on all networking products and pushing the boundaries of technology.


What you’ll be doing:

  • Lead the technical assessment of package risk across our chip programs — identifying failure modes in substrate, interposer and assembly integration before they reach silicon, quantifying their cost and schedule impact, and bringing them to program and technology reviews with a clear position
  • Drive new approaches to manufacturability across the board (package, substrate, interposer, silicon), spanning yield improvement, capacity and supply review, test strategy, thermal and assembly process maturity. Push co-design levers such as tolerance relaxation by design, testability before attach, design margins, and redundancy and partial-module recovery
  • Analyze module yield mechanics, reconcile predicted versus actual yield on units returning from assembly, and convert the findings into concrete design guidance
  • Evaluate emerging packaging and photonics technologies, including outside partner solutions, and define our product requirements — working closely with our advanced technology group

What we need to see:

  • B.S or M.S. in Electrical Engineering, Mechanical Engineering, Materials Science or equivalent experience
  • More than 15 years of experience in package technology development or system integration, with multiple products carried through assembly
  • Deep understanding of 2.5D, chiplet and organic substrate integration. Working knowledge of assembly and module yield mechanics, including how alignment tolerance and process excursions drive assembly yield differently from defect density at the die level
  • Strong analytic capabilities, and passion for solving demanding technical problems
  • Ability to drive complex activities involving many interfaces and teams, and to hold a technical position across organizations

Ways to stand out from the crowd:

  • Hands-on experience on an assembly floor, a foundry or at an OSAT
  • Experience with co-packaged optics, photonic packaging, or fiber and laser attach
  • Proven experience driving design-for-manufacturability into early architecture decisions
  • Familiar with working on large high-end ASICs and multi-die modules

Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/

Similar Jobs

30

Principal Package Engineer

Delos Data·Palo Alto, California·Hybrid

3w ago

Principal Package Engineer

onsemi·Zhubei, Taiwan

1mo ago

Principal Engineer, Package Integration and Manufacturability

Nvidia·Illinois, US

2d ago

Advanced Package Engineer, Principal

Astera Labs·Los Angeles, California +1·Hybrid, Onsite

2mo ago

Principal Engineer-Package Design

Johnsonelectric·China Jiangmen

6mo ago

Principal Package Design Engineer

Renesas Electronics·Tempe, Arizona·Onsite

1w ago

Principal Package Design Engineer

Renesas Electronics·Austin, Texas·Hybrid

1mo ago

Principal Package Design Engineer

Renesas Electronics·San Jose, California·Hybrid

1mo ago

Staff/Principal Engineer, Advanced Package Metrology-Real-Time Defect Analysis

Micron Technology·Singapore

1mo ago

Staff/Principal Engineer, Advanced Package Metrology-Real-Time Defect Analysis

Micron·Singapore

1mo ago

Senior Staff Engineer / Principal Engineer Automotive Package Concepts

Infineon·Singapore

1mo ago

Advanced Package Technology, Principal Engineer

Marvell·Hsinchu, Taiwan

1mo ago

Principal Package Competence Engineer

Nexperia·Manchester, England

2mo ago

Staff/Principal Package R&D Engineer

Nexperia·Seremban, Negeri Sembilan·Onsite

5mo ago

Principal Engineer Advanced Package Technology Development

Micron·Boise, Idaho·Hybrid

6mo ago

Principal Engineer Advanced Package Technology Development

Micron·Singapore·Remote, Hybrid

6mo ago

Advanced Package Technology Principal Engineer

Lumilens·San Jose, California·Remote, Hybrid

7mo ago

Principal / Senior/ Engineer, Package Characterization - APTD

Micron Technology

10mo ago

Principal / Senior/ Engineer, Package Characterization - APTD

Micron·Singapore·Remote

10mo ago

Principal package developing engineer

Monolithicpower·Chengdu, Sichuan

1y+ ago

Principal IC Package Design Engineer

"Ethernovia, Inc."·San Jose, California

1w ago

Principal Engineer / MTS, PDE Package Design

Micron·Singapore

3w ago

Principal Engineer / MTS, PDE Package Design

Micron Technology·Singapore

3w ago

Principal ASIC Package Design Engineer

K2Spacecorporation·Seattle, Washington

1mo ago

Principal ASIC Package Design Engineer

K2Spacecorporation·New York City, New York·Remote

1mo ago

Principal/Senior Engineer, Advanced Package Metrology-Real-Time Defect Analysis (MRDA)

Micron·Singapore·Remote

1y+ ago

Systems Engineer - Technical Data Package Delivery (Principal or Sr. Principal Engineer Level)

Northrop Grumman·US

1w ago

Systems Engineer - Technical Data Package Delivery (Principal or Sr. Principal Engineer Level)

Northrop Grumman·Melbourne, Florida

1w ago

Package Health Test (Senior/Staff/Principal) Engineer, APTD

Micron Technology·Singapore

4mo ago

Package Health Test (Senior/Staff/Principal) Engineer, APTD

Micron·Singapore

4mo ago